


FC6B21150L

Gate resistor installed Dual N-channel MOS FET

For lithium-ion secondary battery protection circuits



- ## ■ Features

- Low source-source ON resistance: $R_{SS(on)}$ typ. = 4.0 mΩ (VGS = 4.5 V)
 - CSP (Chip Size Package)
 - RoHS compliant (EU RoHS / MSL: Level 1 compliant)

- ## ■ Marking Symbol: 16

- ## ■ Packaging

Embossed type (Thermo-compression sealing) : 10 000 pcs / reel (standard)

■ Absolute Maximum Ratings $T_a = 25\text{ }^{\circ}\text{C}$

Parameter	Symbol	Rating	Unit
Source-source Voltage	VSS	12	V
Gate-source Voltage ³	VGS	±10.5	V
Source Current	DC ¹	IS1	8
	DC ²	IS2	17
	Pulse ³	ISp	80
Total Power Dissipation	DC ¹	PD1	0.45
	DC ²	PD2	2.1
Channel Temperature	Tch	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Thermal resistance (ch-a)	DC ¹	Rth1	278
	DC ²	Rth2	59


Note *1 Mounted on FB4 board

(25.4mm x 25.4mm x t1.0mm, 36μm Copper)

*2 Mounted on Ceramic substrate

(70 mm × 70 mm × t1.0 mm)

*3 t = 10 μs Duty Cycle ≤ 1 %



■ Electrical Characteristics $T_a = 25^\circ\text{C} \pm 3^\circ\text{C}$


Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Source-source Breakdown Voltage	V _{SSS}	$I_S = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	12			V
Zero Gate Voltage Source Current	I _{SSS}	$V_{SS} = 12 \text{ V}, V_{GS} = 0 \text{ V}$			1.0	μA
Gate-source Leakage Current	I _{GSS}	$V_{GS} = \pm 8 \text{ V}, V_{SS} = 0 \text{ V}$			± 10	μA
		$V_{GS} = \pm 5 \text{ V}, V_{SS} = 0 \text{ V}$			± 1.0	
Gate-source Threshold Voltage	V _{th}	$I_S = 0.84 \text{ mA}, V_{SS} = 10 \text{ V}$	0.35	0.90	1.4	V
Source-source On-state Resistance	R _{S(on)1}	$I_S = 4.0 \text{ A}, V_{GS} = 4.5 \text{ V}$	3	4	5.1	$\text{m}\Omega$
	R _{S(on)2}	$I_S = 4.0 \text{ A}, V_{GS} = 3.8 \text{ V}$	3.2	4.3	5.5	
	R _{S(on)3}	$I_S = 4.0 \text{ A}, V_{GS} = 3.1 \text{ V}$	3.5	4.8	6.8	
	R _{S(on)4}	$I_S = 4.0 \text{ A}, V_{GS} = 2.5 \text{ V}$	3.8	5.9	10	
Body Diode Forward Voltage	V _{F(s-s)}	$I_F = 4.0 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
Input Capacitance ¹	C _{iss}			2760		pF
Output Capacitance ¹	C _{oss}	$V_{SS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		450		
Reverse Transfer Capacitance ¹	C _{rss}			390		
Turn-on delay Time ^{1,2}	t _{d(on)}	$V_{DD} = 10 \text{ V}, V_{GS} = 0 \text{ to } 4.0 \text{ V}$		4.1		μs
Rise Time ^{1,2}	t _r			5.2		
Turn-off delay Time ^{1,2}	t _{d(off)}	$V_{DD} = 10 \text{ V}, V_{GS} = 4.0 \text{ to } 0 \text{ V}$		12.9		μs
Fall Time ^{1,2}	t _f			8.3		
Total Gate Charge ¹	Q _g	$V_{DD} = 10 \text{ V}$		26		nC
Gate-source Charge ¹	Q _{gs}	$V_{GS} = 0 \text{ to } 4.0 \text{ V}, I_S = 4.0 \text{ A}$		9		
Gate-drain Charge ¹	Q _{gd}			8		







Note Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 Measuring methods for transistors.






*1 Guaranteed by design, not subject to production testing

*2 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time

Note2:Measurement circuit





Technical Data (reference)

Technical Data (reference)

MLGA006-W-1721-RA

Unit: mm



■ Land Pattern (Reference) (Unit: mm)

