INA333

# INA333 微功耗 (50µA)、零漂移、轨到轨输出仪表放大器

## 1 特性

- 低偏移电压: 25µV(最大值),G≥100
- 低漂移: 0.1µV/℃, G≥100
- 低噪声: 50nV/√Hz,G≥100
- 高共模抑制比 (CMRR): 100dB(最小值),G≥
  10
- 低输入偏置电流: 200pA (最大值)
- 电源范围: 1.8V 至 5.5V
- 输入电压: (V-) + 0.1V 至 (V+) 0.1V
- 输出电压: (V-) + 0.05V 至 (V+) 0.05V
- 低静态电流: 50µA
- 工作温度范围: -40℃ 至 +125℃
- 已过滤射频干扰 (RFI) 的输入
- 8 引脚 VSSOP 和 8 引脚 WSON 封装

## 2 应用范围

- 桥式放大器
- 心电图 (ECG) 放大器
- 压力传感器
- 医疗仪表
- 便携式仪表
- 衡器
- 热电偶放大器
- 电阻式温度检测器 (RTD) 传感器放大器
- 数据采集

## 3 说明

INA333 器件是一款低功耗的精密仪表放大器,具有出色的精度。该器件采用通用的三运算放大器设计,并且拥有小巧尺寸和低功耗特性,非常适合各类便携式应用。

ZHCSAK0C – JULY 2008-REVISED DECEMBER 2015

可通过单个外部电阻在 1 到 1000 范围内设置增益。 INA333 设计为采用符合行业标准的增益公式: G = 1 + (100kΩ/R<sub>G</sub>)。

**INA333** 器件拥有超低的偏移电压(25µV,G≥100),出色的偏移电压漂移

(0.1µV/°C, G≥100),以及较高的共模抑制比 (100dB, G≥10)。该器件可由低至 1.8V (±0.9V)

的电源供电运行,静态电流仅为 50μA,因此非常适合 电池供电类系统。INA333 器件采用自动校准技术在扩 展工业温度范围内保证了出色的精度,同时还提供了向 下扩展至直流的超低噪声密度 (50nV/√Hz)。

**INA333** 器件采用 8 引脚 VSSOP 和 WSON 表面贴装 封装,额定温度范围 T<sub>A</sub> = −40°C 至 +125°C。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)					
1814.222	VSSOP (8)	3.00mm × 3.00mm					
INA333	WSON (8)	3.00mm x 3.00mm					

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。





# 目录

1	特性	
2	应用	范围1
3	说明	1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 13
	7.1	Overview 13
	7.2	Functional Block Diagram 13
	7.3	Feature Description 13

	7.4 [	Device Functional Modes 13
8	Appli	cation and Implementation14
	8.1 <i>i</i>	Application Information 14
	8.2	Typical Application 14
9	Powe	r Supply Recommendations 19
10	Layo	ut
	10.1	Layout Guidelines 20
	10.2	Layout Example 20
11	器件利	和文档支持 21
	11.1	器件支持 21
	11.2	文档支持 22
	11.3	商标
	11.4	静电放电警告 22
	11.5	Glossary 23
12	机械、	封装和可订购信息23

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

#### Changes from Revision B (October 2008) to Revision C

已添加 ESD 额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文 档支持部分以及机械、封装和可订购信息部分......1

# 5 Pin Configuration and Functions



#### **Pin Functions**

PINNAMENO.		1/0	DESCRIPTION	
		1/0	DESCRIPTION	
REF	5	I	Reference input. This pin must be driven by low impedance or connected to ground.	
RG	1, 8	_	Gain setting pins. For gains greater than 1, place a gain resistor between pins 1 and 8.	
V+	7	_	Positive supply	
V-	4	_	Negative supply	
VIN+	3	I	Positive input	
VIN-	2	I	Negative input	
VOUT	6	0	Output	

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage	7		V
Analog input voltage <sup>(2)</sup>	(V–) – 0.3	(V+) + 0.3	V
Output short-circuit <sup>(3)</sup>	Contir	nuous	
Operating temperature, T <sub>A</sub>	-40	150	°C
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short-circuit to ground.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub> E	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (MM)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		м	IN MAX	UNIT
VS	Supply voltage	1	.8 5.5	V
	Specified temperature		40 125	°C

#### 6.4 Thermal Information

			INA333		
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	DRG (WSON)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169.5	60	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.7	60	°C/W	
$R_{\theta J B}$	Junction-to-board thermal resistance	90.3	50	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	7.6	—	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	88.7	—	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	6	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

for V = 1.9 V to 5.5 V of T = 2		$V_{\rm S}$ / 2, and G = 1 (unless otherwise noted)
$101 V_{S} = 1.0 V (0.0.0 V d(1_{A} = 2))$	$\mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} = \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U}$	c / 2. and $G = 1$ (unless otherwise noted)

	PARAMETER	C, $R_L = 10 \text{ k}\Omega$ , $V_{REF} = V_S / 2$ , and G = TEST CONDITIONS	MIN	TYP	MAX	UNIT
NPUT						
V <sub>osi</sub>	Offset voltage, RTI <sup>(2)</sup>			±10 ±25/G	±25 ±75/G	μV
	vs temperature	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			±0.1 ±0.5 / G	μV/°C
PSR	vs power supply	$1.8 V \le V_{\rm S} \le 5.5 V$		±1 ±5/G	±5 ±15/G	μV/V
	Long-term stability			See (3)		
	Turnon time to specified V <sub>OSI</sub>	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	See Typ	ical Characteristi	cs	
	Impedance					
Z <sub>IN</sub>	Differential			100    3		GΩ∥pF
ZIN	Common-mode			100    3		GΩ∥pF
/ <sub>СМ</sub>	Common-mode voltage range	$V_0 = 0 V$	(V–) + 0.1		(V+) – 0.1	V
	Common-mode rejection	DC to 60 Hz				
	G = 1	$V_{CM} = (V-) + 0.1 V$ to (V+) - 0.1 V	80	90		dB
CMR	G = 10	$V_{CM} = (V-) + 0.1 V$ to (V+) - 0.1 V	100	110		dB
	G = 100	$V_{CM} = (V-) + 0.1 V$ to (V+) - 0.1 V	100	115		dB
	G = 1000	$V_{CM} = (V-) + 0.1 V$ to (V+) - 0.1 V	100	115		dB
NPUT	BIAS CURRENT					
I <sub>B</sub>	Input bias current			±70	±200	pА
	vs temperature	$T_A = -40^{\circ}C$ to $+125^{\circ}C$	Se	e Figure 26		pA/°C
DS	Input offset current			±50	±200	pА
	vs temperature	$T_A = -40^{\circ}C$ to $+125^{\circ}C$	See Figure 28		pA/°C	
NPUT	VOLTAGE NOISE					
		$G = 100, R_S = 0 \Omega, f = 10 Hz$		50		nV/√Hz
NI	Input voltage noise	$G = 100, R_S = 0 \Omega, f = 100 Hz$		50		nV/√Hz
		$G = 100, R_S = 0 \Omega, f = 1 \text{ kHz}$		50		nV/√Hz
		G = 100, $R_S = 0 \Omega$ , f = 0.1 Hz to 10 Hz		1		μV <sub>PP</sub>
J	Input current noise	f = 10 Hz		100		fA/√Hz
	-	f = 0.1 Hz to 10 Hz		2		рА <sub>РР</sub>
AIN						
6	Gain equation			+ (100 kΩ/R <sub>G</sub> )		V/V
	Range of gain	$V_{S} = 5.5 \text{ V}, (V-) + 100 \text{ mV}$ $\leq V_{O} \leq (V+) - 100 \text{ mV}$	1		1000	V/V
		G = 1		±0.01%	±0.1%	
	Gain error	G = 10		±0.01%	±0.25%	
		G = 10 G = 100		±0.03%	±0.25%	
		G = 100 G = 1000		±0.07%	±0.25%	
	Gain vs temperature, G = 1	$G = -40^{\circ}C$ to +125°C		±0.25%	±0.5%	ppm/°C
	Gain vs temperature, $G = 1$	$T_A = -40^{\circ}$ C to +125 C $T_A = -40^{\circ}$ C to +125 °C		±1 ±15	±5 ±50	ppm/°C
	Gain nonlinearity	$V_{\rm A} = -40$ C to +125 C $V_{\rm S} = 5.5$ V, (V-) + 100 mV $\leq V_{\rm O} \leq$ (V+) - 100 mV		±13	±30	ppin/ C
	Gain nonlinearity, G = 1 to 1000	$R_{\rm L} = 10  \rm k\Omega$		10		ppm
υτρι				10		44.11
	Output voltage swing from rail	$V_{\rm S} = 5.5 \text{ V}, \text{ R}_{\rm L} = 10 \text{ k}\Omega$		See Figure 29	50	mV
				500		pF
	Capacitive load drive			200		

## **Electrical Characteristics (continued)**

for  $V_S$  = 1.8 V to 5.5 V at  $T_A$  = 25°C,  $R_L$  = 10 k $\Omega$ ,  $V_{REF}$  =  $V_S$  / 2, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREG	UENCY RESPONSE					
		G = 1		150		kHz
		G = 10		35		kHz
	Bandwidth, -3dB	G = 100		3.5		kHz
		G = 1000		350		Hz
00		$V_{S} = 5 V, V_{O} = 4-V \text{ step}, G = 1$		0.16		V/µs
SR	Slew rate	$V_{S} = 5 V, V_{O} = 4-V \text{ step}, G = 100$		0.05		V/µs
	Cattling time to 0.040/	V <sub>STEP</sub> = 4 V, G = 1		50		μs
t <sub>S</sub>	Settling time to 0.01%	V <sub>STEP</sub> = 4 V, G = 100		400		μs
	Settling time to 0.001%	V <sub>STEP</sub> = 4 V, G = 1		60		μs
t <sub>S</sub>		V <sub>STEP</sub> = 4 V, G = 100		500		μs
	Overload recovery	50% overdrive		75		μs
REFE	RENCE INPUT					
	R <sub>IN</sub>			300		kΩ
	Voltage range		V–		V+	V
POW	ER SUPPLY					
		Single voltage range	+1.8		+5.5	V
	Voltage range	Dual voltage range	±0.9		±2.75	V
	Quiescent current	V <sub>IN</sub> = V <sub>S</sub> / 2		50	75	μA
Ι <sub>Q</sub>	vs temperature	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			80	μA
TEMF	ERATURE RANGE					
	Specified temperature range		-40		125	°C
	Operating temperature range		-40		150	°C

## 6.6 Typical Characteristics















## 7 Detailed Description

## 7.1 Overview

The INA333 is a monolithic instrumentation amplifier (INA) based on the precision zero-drift OPA333 (operational amplifier) core. The INA333 also integrates laser-trimmed resistors to ensure excellent common-mode rejection and low gain error. The combination of the zero-drift amplifier core and the precision resistors allows this device to achieve outstanding DC precision and makes the INA333 ideal for many 3.3-V and 5-V industrial applications.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

The INA333 is a low-power, zero-drift instrumentation amplifier offering excellent accuracy. The versatile threeoperational-amplifier design and small size make the amplifiers ideal for a wide range of applications. Zero-drift chopper circuitry provides excellent DC specifications. A single external resistor sets any gain from 1 to 10,000. The INA333 is laser trimmed for very high common-mode rejection (100 dB at  $G \ge 100$ ). This devices operate with power supplies as low as 1.8 V, and quiescent current of 50 µA, typically.

## 7.4 Device Functional Modes

#### 7.4.1 Internal Offset Correction

INA333 internal operational amplifiers use an auto-calibration technique with a time-continuous 350-kHz operational amplifier in the signal path. The amplifier is zero-corrected every 8 µs using a proprietary technique. Upon power up, the amplifier requires approximately 100 µs to achieve specified VOS accuracy. This design has no aliasing or flicker noise.

#### 7.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA333 is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A1 and A2. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see Figure 20.

Input overload conditions can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333 is near 0 V even though both inputs are overloaded.

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The INA333 measures small differential voltage with high common-mode voltage developed between the noninverting and inverting input. The high input impedance makes the INA333 suitable for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

#### 8.2 Typical Application

Figure 32 shows the basic connections required for operation of the INA333 device. Good layout practice mandates the use of bypass capacitors placed close to the device pins as shown.

The output of the INA333 device is referred to the output reference (REF) pin, which is normally grounded. This connection must be low-impedance to assure good common-mode rejection. Although 15  $\Omega$  or less of stray resistance can be tolerated while maintaining specified CMRR, small stray resistances of tens of  $\Omega$ s in series with the REF pin can cause noticeable degradation in CMRR.



Figure 32. Basic Connections

### **Typical Application (continued)**

#### 8.2.1 Design Requirements

The device can be configured to monitor the input differential voltage when the gain of the input signal is set by the external resistor RG. The output signal references to the Ref pin. The most common application is where the output is referenced to ground when no input signal is present by connecting the Ref pin to ground. When the input signal increases, the output voltage at the OUT pin increases, too.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Gain

Gain of the INA333 device is set by a single external resistor,  $R_G$ , connected between pins 1 and 8. The value of  $R_G$  is selected according to Equation 1:

$$G = 1 + (100 \text{ k}\Omega / \text{R}_{G})$$

(1)

Table 1 lists several commonly-used gains and resistor values. The 100 k $\Omega$  in Equation 1 comes from the sum of the two internal feedback resistors of A<sub>1</sub> and A<sub>2</sub>. These on-chip resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA333 device.

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain. The contribution of  $R_G$  to gain accuracy and drift can be directly inferred from the gain Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater. To ensure stability, avoid parasitic capacitance of more than a few picofarads at the  $R_G$  connections. Careful matching of any parasitics on both  $R_G$  pins maintains optimal CMRR over frequency.

DESIRED GAIN	R <sub>G</sub> (Ω)	NEAREST 1% R <sub>G</sub> (Ω)
1	NC <sup>(1)</sup>	NC
2	100k	100k
5	25k	24.9k
10	11.1k	11k
20	5.26k	5.23k
50	2.04k	2.05
100	1.01k	1k
200	502.5	499
500	200.4	200
1000	100.1	100

#### Table 1. Commonly-Used Gains and Resistor Values

(1) NC denotes no connection. When using the SPICE model, the simulation will not converge unless a resistor is connected to the R<sub>G</sub> pins; use a very large resistor value.

#### 8.2.2.2 Internal Offset Correction

The INA333 device internal operational amplifiers use an auto-calibration technique with a time-continuous 350kHz operational amplifier in the signal path. The amplifier is zero-corrected every 8  $\mu$ s using a proprietary technique. Upon power-up, the amplifier requires approximately 100  $\mu$ s to achieve specified V<sub>OS</sub> accuracy. This design has no aliasing or flicker noise.

#### 8.2.2.3 Offset Trimming

Most applications require no external offset adjustment; however, if necessary, adjustments can be made by applying a voltage to the REF pin. Figure 33 shows an optional circuit for trimming the output offset voltage. The voltage applied to REF pin is summed at the output. The operational amplifier buffer provides low impedance at the REF pin to preserve good common-mode rejection.



Figure 33. Optional Trimming of Output Offset Voltage

#### 8.2.2.4 Noise Performance

The auto-calibration technique used by the INA333 device results in reduced low frequency noise, typically only 50 nV/ $\sqrt{\text{Hz}}$ , (G = 100). The spectral noise density can be seen in detail in Figure 8. Low frequency noise of the INA333 device is approximately 1  $\mu$ V<sub>PP</sub> measured from 0.1 Hz to 10 Hz, (G = 100).

#### 8.2.2.5 Input Bias Current Return Path

The input impedance of the INA333 device is extremely high—approximately 100 G $\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically ±70 pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 34 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA333 device, and the input amplifiers will saturate. If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 34). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.



Figure 34. Providing an Input Common-Mode Current Path

### 8.2.2.6 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA333 device is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers  $A_1$  and  $A_2$ . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see Figure 20 to Figure 23 in the *Typical Characteristics* section.

Input overload conditions can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333 is near 0 V even though both inputs are overloaded.

## 8.2.2.7 Operating Voltage

The INA333 operates over a power-supply range of 1.8 V to 5.5 V ( $\pm$ 0.9 V to  $\pm$ 2.75 V). Supply voltages higher than 7 V (absolute maximum) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section of this data sheet.

#### 8.2.2.8 Low Voltage Operation

The INA333 device can be operated on power supplies as low as  $\pm 0.9$  V. Most parameters vary only slightly throughout this supply voltage range—see the *Typical Characteristics* section. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Figure 20 to Figure 23 show the range of linear operation for various supply voltages and gains.

#### 8.2.2.9 Single-Supply Operation

The INA333 device can be used on single power supplies of 1.8 V to 5.5 V. Figure 35 shows a basic singlesupply circuit. The output REF pin is connected to mid-supply. Zero differential input voltage demands an output voltage of mid-supply. Actual output voltage swing is limited to approximately 50 mV more than ground, when the load is referred to ground as shown. Figure 29 shows how the output voltage swing varies with output current. With single-supply operation,  $V_{IN+}$  and  $V_{IN-}$  must both be 0.1 V more than ground for linear operation. For instance, the inverting input cannot be connected to ground to measure a voltage connected to the noninverting input.

To show the issues affecting low voltage operation, consider the circuit in Figure 35. It shows the INA333 device operating from a single 3-V supply. A resistor in series with the low side of the bridge assures that the bridge output voltage is within the common-mode range of the amplifier inputs.



(1) R<sub>1</sub> creates proper common-mode voltage, only for low-voltage operation—see Single-Supply Operation.

Figure 35. Single-Supply Bridge Amplifier

#### 8.2.2.10 Input Protection

The input pins of the INA333 device are protected with internal diodes connected to the power-supply rails. These diodes clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.3 V, the input signal current should be limited to less than 10 mA to protect the internal clamp diodes. This current limiting can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The minimum power supply voltage for INA333 is 1.8 V and the maximum power supply voltage is 5.5 V. For optimum performance, 3.3 V to 5 V is recommended. TI recommends adding a bypass capacitor at the input to compensate for the layout and power supply source impedance.

## 10 Layout

### 10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printedcircuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-µF bypass capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagneticinterference (EMI) susceptibility.

Instrumentation amplifiers vary in the susceptibility to radio-frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or DC signal levels with changes in the interfering RF signal. The INA333 device has been specifically designed to minimize susceptibility to RFI by incorporating passive RC filters with an 8-MHz corner frequency at the  $V_{IN+}$  and  $V_{IN-}$  inputs. As a result, the INA333 device demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may continue to cause varying offset levels, however, and may require additional shielding.

### 10.2 Layout Example



Figure 40. INA333 Layout

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 TINA-TI (免费下载软件)

TINA-TI 基于 SPICE 的模拟仿真程序(适用于 INA333)

TINA 是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款 免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。它提供所有传统的 SPICE 直流 (DC)、瞬态和频域分析以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心)免费下载,它提供全面的后续处理能力,使得用户能够以多种方式形成结果。

虚拟仪器为用户提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一个动态的快速入门工具。

图 41 和图 42 给出了适用于 INA333 器件的 TINA-TI 电路示例,这些电路可用于开发、修改和评估特定用途的电路 设计。下面给出了这些仿真文件的下载链接。

注 必须安装 TINA 软件(从 DesignSoft)或者 TINA-TI 软件后才能使用这些文件。请从 TINA-TI 文件夹中下载免费的 TINA-TI 软件。



(1) 如下链接会打开 TI 对数放大器网页: 对数放大器产品主页

图 **41.** 便携式电池供电类系统的低功耗对数函数电路 (例如血糖仪)

要下载包含此电路 TINA-TI 仿真文件的压缩文件,请点击如下链接:对数电路。

INA333 ZHCSAK0C – JULY 2008–REVISED DECEMBER 2015

## 器件支持 (接下页)



RWa、RWb、RWc 和 RWd 用于仿真线电阻。包含这些电阻是为了展示四线传感技术对线不匹配问题的抗扰性。此方法假定使用四线 RTD。 图 42. 具有可编程增益采集系统的四线、3V PT100 RTD 调节器

要下载包含此电路 TINA-TI 仿真文件的压缩文件,请点击如下链接: PT100 RTD。

## 11.2 文档支持

#### 11.2.1 相关文档

相关文档如下:

- 《高精度、低噪声、轨到轨输出、36V、零漂移运算放大器》, SBOS642
- 《50µV VOS、0.25µV/℃、35µA CMOS 运算放大器零漂移系列》, SBOS432
- 《4ppm/°C、100µA、SOT23-6 系列电压基准》, SBVS058
- 《电路板布局布线技巧》, SLOA089

#### 11.3 商标

All trademarks are the property of their respective owners.

11.4 静电放电警告

## 11.5 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
INA333AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1333	Samples
INA333AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333	Samples
INA333AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1333	Samples
INA333AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333	Samples
INA333AIDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333A	Samples
INA333AIDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# PACKAGE OPTION ADDENDUM

20-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA333 :

• Automotive : INA333-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

16-Oct-2020

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA333AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA333AIDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

# PACKAGE MATERIALS INFORMATION

16-Oct-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA333AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA333AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA333AIDRGR	SON	DRG	8	3000	853.0	449.0	35.0
INA333AIDRGT	SON	DRG	8	250	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

Β. This drawing is subject to change without notice.

🖒 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# **MECHANICAL DATA**



- See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. JEDEC MO-229 package registration pending.

# **DRG0008B**



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# DRG0008B

# **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# DRG0008B

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.