FAN53601 / FAN53611 6 MHz, 600 mA / 1 A Synchronous Buck Regulator

Features

- 600 mA or 1 A Output Current Capability
- 24 µA Typical Quiescent Current
- 6 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 2.3 V to 5.5 V Input Voltage Range
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdow n and Overload Protection
- Optional Output Discharge
- 6-Bump WLCSP, 0.4 mm Pitch

Applications

- 3G, 4G, WiFi[®], WiMAX[™], and WiBro[®] Data Cards
- Tablets
- DSC, DVC
- Netbooks[®], Ultra-Mobile PCs

All trademarks are the property of their respective owners.

Description

The FAN53601/11 is a 6 MHz, step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53601/11 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA.

The regulator operates at a nominal fixed frequency of 6 MHz, which reduces the value of the external components to as low as 470 nH for the output inductor and 4.7 μF for the output capacitor. In addition, the Pulse Width Modulation (PWM) modulator can be synchronized to an external frequency source.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate the device in Power-Save Mode with a typical quiescent current of 24 μ A. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 6 MHz. In Shutdown Mode, the supply current drops below 1 μ A, reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM Mode can be disabled using the MODE pin.

The FAN53601/11 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).



Figure 1. Typical Application

Ordering Information

Part Number	Output Voltage ⁽¹⁾	Max. Output Current	Active Discharge ⁽²⁾	Max. V _{IN}	Package	Temperature Range	Packing	
FAN53601AUC10X	1.000 V	600 mA	Yes					
FAN53601AUC105X	1.050 V	600 mA	Yes					
FAN53611AUC11X	1.100 V	1 A	Yes					
FAN53611AUC115X	1.150 V	1 A	Yes					
FAN53611AUC13X	1.300 V	1 A	Yes					
FAN53611AUC135X	1.350 V	1 A	Yes	5.5 V	WLCSP-6,	-40 to +85°C	Tape and	
FAN53611UC123X	1.233 V	1 A	No	5.5 V	0.4 mm Pitch	0.4 mm Pitch	-40 to +85°C	Reel
FAN53601UC182X	1.820 V	600 mA	No					
FAN53611AUC205X	2.050 V	1 A	Yes					
FAN53611AUC123X	1.233 V	1 A	Yes					
FAN53611AUC12X	1.200 V	1 A	Yes	1				
FAN53611AUC18X	1.800 V	1 A	Yes					

Notes:

1. Other voltage options available on request. Contact a ON Semiconductor representative.

2. All voltage and output current options are available with or without active discharge. Contact a ON Semiconductor representative.

Pin Configurations



Figure 2. Bumps Facing Down





Pin Definitions

Pin #	Name	Description
A1	MODE	MODE Logic 1 on this pin forces the IC to stay in PWM Mode. A logic 0 allows the IC to automatically switch to PFM during light loads. The regulator also synchronizes its switching frequency to four times the frequency provided on this pin. Do not leave this pin floating.
B1	SW	Switching Node. Connect to output inductor.
C1	FB	Feedback / Vout. Connect to output voltage.
C2	GND	Ground. Pow er and IC ground. All signals are referenced to this pin.
B2	EN	Enable . The device is in Shutdow n Mode when voltage to this pin is < 0.4 V and enabled when > 1.2 V. Do not leave this pin floating.
A2	VIN	Input Voltage. Connect to input power source.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter			Units
V _{IN}	Input Voltage	nput Voltage		7.0	V
V _{SW}	Voltage on SW Pin		-0.3	V _{IN} + 0.3 ⁽³⁾	V
V _{CTRL}	EN and MODE Pin Voltage		-0.3	V _{IN} + 0.3 ⁽³⁾	V
	Other Pins		-0.3	V _{IN} + 0.3 ⁽³⁾	V
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	:	2.0	
ESD	Protection Level Charged Device Model per JESD22-C101		1.5		- kV
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature, 10 Seconds			+260	°C

Note:

3. Lesser of 7 V or V $_{\text{IN}}$ +0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Units
Vcc	Supply Voltage Range	2.3		5.5	V
	Output Current for FAN53601	0		600	mA
lout	Output Current for FAN53611	0		1	А
L	Inductor		470		nH
CIN	Input Capacitor		2.2		μF
C _{OUT}	Output Capacitor	1.6	4.7	12.0	μF
TA	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid to not exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A .

Ś	Symbol	Parameter	Typical	Unit
	θја	Junction-to-Ambient Thermal Resistance	125	°C/W

FAN53601 / FAN53611 — 6 MHz 600 mA / 1 A Synchronous Buck Regulator

Electrical Characteristics

Minimum and maximum values are at $V_{IN} = V_{EN} = 2.3 \text{ V}$ to 5.5 V, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; circuit of Figure 1, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = V_{EN} = 3.6 \text{ V}$.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
Power Su	upplies						1
			No Load, Not Switching		24	50	μA
lq			PWM Mode		8		mA
I _(SD)	Shutdow n Supply Current		$EN = GND, V_{IN} = 3.6 V$		0.25	1.00	μA
Vuvlo	Under-Voltage Lock	out Threshold	Rising V _{IN}		2.15	2.27	V
VUVHYST	Under-Voltage Lock	out Hysteresis			200		mV
Logic Inp	outs: EN and MODE	Pins					
VIH	Enable HIGH-Level Input Voltage			1.2			V
VIL	Enable LOW-Level	Input Voltage				0.4	V
V _{LHYST}	Logic Input Hystere	sis Voltage			100		mV
lın	Enable Input Leaka	ge Current	Pin to V _{IN} or GND		0.01	1.00	μA
witching	g and Synchronizat	ion					
fsw	Sw itching Frequency ⁽⁴⁾		$V_{IN} = 3.6 V$, $T_A = 25^{\circ}C$, PWM Mode, $I_{LOAD} = 10 \text{ mA}$	5.4	6.0	6.6	MHz
fsync	MODE Synchronization Range ⁽⁴⁾		Square Wave at MODE Input	1.3	1.5	1.7	MHz
Regulatio	on						
		1.000 V	$I_{LOAD} = 0$ to 600 mA	0.953	1.000	1.048	
			PWM Mode	0.967	1.000	1.034	
		1.35 V	$I_{LOAD} = 0$ to 1 A	1.298	1.350	1.402	
		1.00 V	PWM mode	1.309	1.350	1.391	
		1.233 V	$I_{LOAD} = 0$ to 1 A	1.185	1.233	1.281	
			PWM Mode	1.192	1.233	1.274	
		1.820 V	$I_{LOAD} = 0$ to 600 mA	1.755	1.820	1.885	
		1.020 V	PWM Mode	1.781	1.820	1.859	
		1 100 \/	$I_{LOAD} = 0$ to 1 A	1.054	1.100	1.147	
		1.100 V	PWM Mode	1.061	1.100	1.140	-
		4 000 14	I _{LOAD} = 0 to 1 A	1.250	1.300	1.350	
Vo	Output Voltage	1.300 V	PWM Mode	1.259	1.300	1.341	V
	Accuracy	=	I _{LOAD} = 0 to 1 A	1.104	1.150	1.196	
		1.150 V	PWM Mode	1.110	1.150	1.190	1
			$I_{LOAD} = 0$ to 600 mA	1.003	1.050	1.097	1
		1.050 V	PWM Mode	1.016	1.050	1.084	
		2.050 V	I _{LOAD} = 0 to 1 A, V _{IN} = 2.7 V to 5.5 V	1.973	2.050	2.127	1
		2.000 V	PWM Mode, $V_{IN} = 2.7$ V to 5.5 V	2.004	2.050	2.096	1
		1 000 1/	I _{LOAD} = 0 to 1 A	1.152	1.200	1.248	1
		1.200 V	PWM Mode	1.160	1.200	1.240	1
		4.000.14	$I_{LOAD} = 0$ to 1 A	1.732	1.800	1.868	4
		1.800 V	PWM Mode	1.756	1.800	1.844	1
tss	Soft-Start		V _{IN} = 4.5 V, From EN Rising Edge		180	300	μs

Electrical Characteristics (Continued)

Minimum and maximum values are at $V_{IN} = V_{EN} = 2.3 \text{ V}$ to 5.5 V, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; circuit of Figure 1, unless otherw ise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = V_{EN} = 3.6 \text{ V}$.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Output D	river					
D- at a	PMOS On Resistance	$V_{IN} = V_{GS} = 3.6 V$		175		mΩ
R _{DS(on)}	NMOS On Resistance	$V_{IN} = V_{GS} = 3.6 V$		165		mΩ
LIM(OL)	PMOS Peak Current Limit	Open-Loop for FAN53601, V_{IN} = 3.6 V, T_A = 25°C	900	1100	1250	mA
	PMOS Peak Current Limit	Open-Loop for FAN53611, $V_{IN} = 3.6 \text{ V}, \text{ T}_A = 25^{\circ}\text{C}$	1500	1750	2000	mA
R _{DIS}	Output Discharge Resistance	EN = GND		230		Ω
T _{TSD}	Thermal Shutdow n			150		°C
T _{HYS}	Thermal Shutdown Hysteresis			15		°C

Notes:

4. Limited by the effect of t_{OFF} minimum (see Operation Description section).

5. The Electrical Characteristics table reflects open-loop data. Refer to the Operation Description and Typical Characteristics Sections for closed-loop data.

Typical Performance Characteristics

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6$ V, $V_{MODE} = 0$ V (AUTO Mode), $V_{OUT} = 1.82$ V, and $T_A = 25^{\circ}C$.















Figure 5. Efficiency vs. Load Current and Temperature, Auto Mode, Dotted for FPWM



Figure 7. Efficiency vs. Load Current and Temperature, V_{OUT} = 1.23 V, Auto Mode, Dotted for FPWM



Figure 9. Efficiency vs. Load Current, V_{OUT} = 1.00 V, Dotted for Decreasing Load

Typical Performance Characteristics (Continued)

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6$ V, $V_{MODE} = 0$ V (AUTO Mode), $V_{OUT} = 1.82$ V, and $T_A = 25^{\circ}C$.







Figure 12. PFM / PWM Boundary vs. Input Voltage











Figure 13. PFM / PWM Boundary vs. Input Voltage, $V_{OUT} = 1.23 V$



Figure 15. Quiescent Current vs. Input Voltage and Temperature, Mode = EN = V_{IN} (FPWM)



Typical Performance Characteristics (Continued)

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6$ V, $V_{MODE} = 0$ V (AUTO Mode), $V_{OUT} = 1.82$ V, and $T_A = 25^{\circ}C$.







Figure 18. Load Transient, 10-200-10 mA, 100 ns Edge



Figure 20. Line Transient, 3.3-3.9-3.3 V $_{\rm IN},$ 10 μs Edge, 36 m A Load



Figure 17. Frequency vs. Load Current and Input Voltage, Auto Mode, Dotted for FPWM



Figure 19. Load Transient, 200-800-200 mA, 100 ns Edge



Figure 21. Line Transient, 3.3-3.9-3.3 $\,$ V $_{\rm IN},$ 10 $\mu s\,$ Edge, 600 m A Load





Figure 32. PSRR, 50 Ω and 3 Ω Load

Figure 33. PSRR, 50 Ω and 3 Ω Load, V_{OUT} = 1.23 V

Operation Description

The FAN53601/11 is a 6 MHz, step-down switching voltage regulator available in 600 mA or 1 A options that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53601/11 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA.

The regulator operates at a nominal fixed frequency of 6 MHz, which reduces the value of the external components to as low as 470 nH for the output inductor and 4.7 μ F for the output capacitor. In addition, the PWM modulator can be synchronized to an external frequency source.

Control Scheme

The FAN53601/11 uses a proprietary, non-linear, fixedfrequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53601/11 operates in Discontinuous Current Mode (DCM) single-pulse PFM Mode, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, allowing for a smooth transition between DCM and CCM.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller maintains high efficiency; even at very light loads; while preserving fast transient response for applications requiring tight output regulation.

Enable and Soft-Start

When EN is LOW, all circuits are off and the IC draws ~250 nA of current. When EN is HIGH and V_{IN} is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of 50 mV/ μ s from Vout = 0 to 1 V, then 12.5 mV/ μ s until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM Mode is enabled to prevent current from being discharged from C_{OUT} if soft-start begins w hen C_{OUT} is charged.

In addition, all voltage options can be ordered with a feature that actively discharges FB to ground through a 230 Ω path when EN is LOW. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the internal reference is ramped using an exponential RC shape to prevent overshoot of the output voltage. Current limiting minimizes inrush during soft-start.

The current-limit fault response protects the IC in the event of an over-current condition present during soft-start. As a result, the IC may fail to start if heavy load is applied during startup and/or if excessive C_{OUT} is used.

The current required to charge C_{OUT} during soft-start commonly referred to as "displacement current" is given as:

$$I_{\text{DISP}} = C_{\text{OUT}} \bullet \frac{dV}{dt}$$
(1)
where $\frac{dV}{dt}$ refers to the soft-start slew rate.

To prevent shut down during soft-start, the following condition must be met:

$$I_{\text{DISP}} + I_{\text{LOAD}} < I_{\text{MAX(DC)}}$$
(2)

where $I_{MAX(DC)}$ is the maximum load current the IC is guaranteed to support.

Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if C_{OUT} is greater than 15 µF. Large C_{OUT} requires light initial load to ensure the FA N53601/11 starts appropriately. The IC shuts down for 1.3 ms when I_{DISP} exceeds I_{LIMIT} for more than 200 µs of current limit. The IC then begins a new softstart cycle. Since C_{OUT} retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

MODE Pin

Logic 1 on this pin forces the IC to stay in PWM Mode. A logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled with a frequency between 1.3 MHz and 1.7 MHz, the converter synchronizes its switching frequency to four times the frequency on the MODE pin.

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $V_{IL(MAX)}$ or above $V_{IH(MAX)}$ is 100 ns.

Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle-by-cycle. After 16 cycles of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 1.3 ms before attempting a restart.

If the fault is caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about 200 μ s, which results in a duty cycle of less than 15%, limiting pow er dissipation.

The closed-loop peak-current limit is not the same as the open-loop tested current limit, $I_{LIM(OL)}$, in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current limit comparator.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature; the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

Minimum Off-Time Effect on Switching Frequency

 $t_{\text{OFF}(MN)}$ is 40 ns. This imposes constraints on the maximum \mathcal{V}

 $\frac{V_{OUT}}{V_{IN}}$ that the FAN53601/11 can provide or the maximum

output voltage it can provide at low $V_{\text{IN}}\,w\,\text{hile}\,$ maintaining a fixed sw itching frequency in PWM Mode.

When V_{IN} is LOW, fixed switching is maintained as long as:

$$\frac{V_{OUT}}{V_{IN}} \leq 1 - t_{OFF(MIN)} \bullet f_{SW} \approx 0.7 .$$

The switching frequency drops when the regulator cannot provide sufficient duty cycle at 6 MHz to maintain regulation. This occurs when V_{CUT} is 1.82 V and V_{IN} is below 2.7 V at high load currents (*see Figure 34*).





The calculation for switching frequency is given by:

$$f_{SW} = \min\left(\frac{1}{t_{SW(MAX)}}, 6MHz\right)$$
(3)

w here:

$$t_{SW(MAX)} = 40ns \bullet \left(1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}} \right)$$
(4)

w here:

 $R_{OFF} = R_{DSON_N} + DCR_L$

 $R_{ON} = R_{DSON_P} + DCR_L$

Applications Information

Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left(\frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
(5)

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
(6)

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, I_{DCM} , is:

$$I_{\text{DCM}} = \frac{\Delta I}{2} \tag{7}$$

The FA N53601/11 is optimized for operation with L = 470 nH, but is stable with inductances up to 1 μ H (nominal). The inductor should be rated to maintain at least 80% of its value at ILIM(PK).

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but because ΔI increases, the RMS current increases, as do the core and skin effect losses.

$$I_{\text{RMS}} = \sqrt{I_{\text{OUT(DC)}}^2 + \frac{\Delta I^2}{12}}$$
(8)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces low er RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with low er saturation current and higher DCR.

Table 1 shows the effects of inductance higher or low er than the recommended $1 \mu H$ on regulator performance.

Output Capacitor

Table 2 suggests 0402 capacitors. 0603 capacitors may further improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing C_{OUT} has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is:

$$\Delta V_{OUT} = \Delta I_{L} \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right]$$
(9)

Input Capacitor

The 2.2 μF ceramic input capacitor should be placed as close as possible betw een the V IN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed betw een $C_{\rm IN}$ and the power source lead to reduce the ringing that can occur betw een the inductance of the pow er source leads and $C_{\rm IN}$.

The effective capacitance value decreases as $V_{\mbox{\scriptsize IN}}$ increases due to DC bias effects.

Table 1. Effects of Changes in Inductor	Value (from 470 nH Recommend	ded Value) on Regulator Performance

Inductor Value	I _{MAX(LOAD)}	$\Delta \mathbf{V}_{OUT}$	Transient Response
Increase	Increase	Decrease	Degraded
Decrease	Decrease	Increase	Improved

Component	Description	Vendor	Min.	Тур.	Max.
L1	470 nH, 2012,90 mΩ, 1.1 A	Murata LQM21PNR47MC0 Murata LQM21PNR54MG0 Hitachi Metals HLSI 201210R47	300 nH	470 nH	520 nH
Cin	2.2 μF, 6.3 V, X5R, 0402	Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D	1.0 µF	2.2 µF	
Соит	4.7 μF, X5R, 0402	Murata or Equivalent GRM155R60G475M GRM155R60E475ME760	1.6 µF	4.7 µF	

PCB Layout Guidelines

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN53601/11, it is important to place a low -ESR input capacitor very close to the IC, as shown in Figure 35. The input capacitor ensures good input decoupling, which helps reduce noise appearing at the output terminals and ensures that the control sections of the IC do not behave

erratically due to excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of C_{IN} and C_{OUT} as close as possible to the C2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, V_{OUT} should be considered at the C_{OUT} terminal.



Figure 35. PCB Layout Guidance

The following information applies to the WLCSP package dimensions on the next page:

Product-Specific Dimensions

D	E	X	Y
1.160 ±0.030	0.860 ±0.030	0.230	0.180



