TS3A24159 0.3-Ω 2-Channel SPDT Bidirectional Analog Switch Dual-Channel 2:1 Multiplexer and Demultiplexer

1 Features

- Specified break-before-make switching
- Low ON-state resistance (0.3 Ω maximum)
- Low charge injection
- Excellent ON-state resistance matching
- Low total harmonic distortion (THD)
- 1.65-V to 3.6-V single-supply operation
- Control inputs are 1.8-V logic compatible
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance tested per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Cell phones
- Personal digital assistant (PDAs)
- Portable instrumentation
- Audio and video signal routing
- Low-voltage data-acquisition systems
- Communication circuits
- Modems
- · Hard drives
- Computer peripherals
- · Wireless terminals and peripherals


3 Description

The TS3A24159 is a 2-channel single-pole doublethrow (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ONstate resistance matching with the break-beforemake feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistence, and consumes very low power. These are some of the features that make this device suitable for a variety of markets and many different applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VSSOP (10)	3.00 mm × 3.00 mm
TS3A24159	VSON (10)	3.00 mm × 3.00 mm
	DSBGA (10)	1.86 mm × 1.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram

Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings5	
6.2 ESD Ratings5	
6.3 Recommended Operating Conditions5	
6.4 Thermal Information6	
6.5 Electrical Characteristics for 3-V Supply6	
6.6 Electrical Characteristics for 2.5-V Supply7	
6.7 Electrical Characteristics for 1.8-V Supply9	
6.8 Switching Characteristics for a 3-V Supply10	
6.9 Switching Characteristics for a 2.5-V Supply 10	
6.10 Switching Characteristics for a 1.8-V Supply 11	
6.11 Typical Characteristics12	
7 Parameter Measurement Information14	
8 Detailed Description	
8.1 Overview	

8.2 Functional Block Diagram	. 18
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	. 19
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates.	
12.3 Support Resources	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (February 2022) to Revision H (August 2022)	Page
•	Changed the maximum V _{CC} from: 3.6 V to: 4 V	5
С	hanges from Revision F (September 2019) to Revision G (February 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the docume	nt1
•	Updated the part number in the Detailed Design Procedure	20
С	hanges from Revision E (March 2019) to Revision F (September 2019)	Page
•	Changed the YZP package image view From: Top-Through View To: Bottom View	3
С	hanges from Revision D (July 2015) to Revision E (March 2019)	Page
•	Changed the YZP package image and deleted the YZP Package, Terminal Assignments table	3
•	Changed Turnon time V _{CC} (Full) value From: 2.3 V to 2.7 V To: 2.7 V to 3.6 V in Switching Char	acteristics for
	a 3-V Supply	
•	Changed Turnon time V _{CC} (Full) value From: 2.3 V to 2.7 V To: 2.7 V to 3.6 V in Switching Char	acteristics for
	a 2.5-V Supply	
С	hanges from Revision C (February 2008) to Revision D (March 2015)	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section	, Device
	Functional Modes, Application and Implementation section, Power Supply Recommendations section,	ection, <i>Layout</i>

Changed V+ to V_{CC} throughout the document to meet JEDEC standards......1

5 Pin Configuration and Functions




Figure 5-1. DGS Package, 10-Pin VSSOP (Top View)






Table 5-1. Pin Functions – VSSOP and VSON

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	V _{CC}	—	Power supply	
2	NO1	I/O	Normally open signal path	
3	COM1	I/O	Common signal path	
4	IN1	I	tal control to connect COM to NO or NC	
5	NC1	I/O	mally closed signal path	
6	GND	_	und	
7	NC2	I/O	mally closed signal path	
8	IN2	I	Digital control to connect COM to NO or NC	
9	COM2	I/O	mmon signal path	
10	NO2	I/O	Normally open signal path	

(1) I = input, O = output




Figure 5-3. YZP Package, 10-Pin DSBGA (Bottom View)

Legend				
Input or Output	Input			
Ground	Power			

Table 5-2. Pin Functions – DSBGA

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NO.	NAME		DESCRIPTION		
A1	NC1	I/O	Normally closed signal path		
A2	GND	_	Ground		
A3	NC2	I/O	Normally closed signal path		
B1	IN1	I	tal control to connect COM to NO or NC		
B3	IN2	I	ital control to connect COM to NO or NC		
C1	COM1	I/O	nmon signal path		
C3	COM2	I/O	Common signal path		
D1	NO1	I/O	Normally open signal path		
D2	V _{CC}	_	ver supply		
D3	NO2	I/O	rmally open signal path		

(1) I = input, O = output

6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾		-0.5	4	V
V _{NC} V _{NO} V _{COM}	Signal voltage ^{(3) (4)}	(3) (4)		V _{CC} + 0.5	V
I _{I/OK}	Analog port diode current	$V_{\rm NC}, V_{\rm NO}, V_{\rm COM} < 0$	-50	50	mA
NC	ON-state switch current		-300	300	mA
I _{NO} I _{COM}	ON-state peak switch current ⁽⁵⁾	$V_{\rm NC}$, $V_{\rm NO}$, $V_{\rm COM}$ = 0 to $V_{\rm CC}$	-500	500	
V _{IN}	Digital input voltage		-0.5	3.6	V
I _{IK}	Digital input clamp current ⁽³⁾	V ₁ < 0	-50		mA
I _{CC}	Continuous current through V _{CC}			100	mA
I _{GND}	ID Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) This value is limited to 5.5 V maximum.

(5) Pulse at 1-ms duration <10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 $^{(2)}$	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply Voltage	1.65	3.6	V
V _{NC} V _{NO} V _{COM}	Signal Voltage	0	V _{CC}	V
V _{IN}	Digital Input Voltage	0	V _{CC}	V

6.4 Thermal Information

		TS3A24159			
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	UNIT
		10 PINS	10 PINS	10 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	154	49.4	90.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	37.9	71.2	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.6	23.8	8.3	°C/W
Ψյτ	Junction-to-top characterization parameter	1.4	2.2	3.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	82.2	23.8	8.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	6.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics for 3-V Supply

 V_{CC} = 2.7 V to 3.6 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾

PARAMETER		TEST CONDITION	IS	TA	V _{cc}	MIN	TYP	MAX	UNIT	
ANALOG SWITCH	ANALOG SWITCH									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V _{CC}	V	
Peak ON	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ Switch ON,	· · · ·	25°C	2.7 V		0.2	0.3	Ω	
resistance	реак	I _{COM} = –100 mA,	See Figure 7-1	Full	2.1 V			0.35	<u> </u>	
ON-state	r _{on}	V_{NO} or V_{NC} = 2 V,	Switch ON,	25°C	2.7 V		0.26	0.3	Ω	
resistance	'on	I _{COM} = –100 mA,	See Figure 7-1	Full	2.1 V			0.34	32	
ON-state	Α	V_{NO} or $V_{NC} = 2 V, 0.8 V,$	Switch ON,	25°C	071		0.01	0.05	Ω	
resistance match between channels	∆r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 7-1	Full	2.7 V			0.05		
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 7-1	25°C	2.7 V		0.13		Ω	
resistance flatness	r _{on(flat)}		Switch ON,	25°C			0.01	0.04	Ω	
			See Figure 7-1	Full			0.0	0.05		
NC, NO	I _{NC(OFF)} ,	V_{NC} or V_{NO} = 1 V, V_{COM} = 3 V, Switch OFF.	25°C		-10		10			
OFF leakage current	I _{NO(OFF)}	or V_{NC} or V_{NO} = 3 V, V_{COM} = 1 V,	See Figure 7-2	Full	3.6 V	-50		50	nA	
NC, NO	I _{NC(ON)} ,	V_{NC} or V_{NO} = 1 V, V_{COM} = Open, Switc	Switch ON.	25°C		-10		10		
ON leakage current	I _{NO(ON)}	or V_{NC} or V_{NO} = 3 V, V_{COM} = Open,	See Figure 7-3	Full	3.6 V	-100		100	nA	
СОМ		$V_{\rm NC}$ or $V_{\rm NO}$ = Open, $V_{\rm COM}$ = 1 V,	Switch ON.	25°C		-10		10		
ON leakage current	I _{COM(ON)}	or V_{NC} or V_{NO} = Open, V_{COM} = 3 V,	See Figure 7-3	Full	3.6 V	-100		100	nA	
DIGITAL CONTROL INPUTS (IN1, IN2) ⁽²⁾										
Input logic high	V _{IH}			Full		1.4			V	
Input logic low	V _{IL}			Full				0.5	V	
Input leakage				25°C	- 3.6 V	-40	5	40	nA	
current	I _{IH} , I _{IL}	V _I = 3.6 V or 0		Full	3.0 V	-50		50		

6.5 Electrical Characteristics for 3-V Supply (continued)

PARAMETER		TEST CONDITI	TA	Vcc	MIN TYP	MAX UNI	
DYNAMIC			1			I	
Charge injection	Q _C	$V_{\text{GEN}} = 0,$ $R_{\text{GEN}} = 0,$	C _L = 1 nF, See Figure 7-10	25°C	3 V	9	pC
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch OFF,	See Figure 7-4	25°C	3 V	90	pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch ON,	See Figure 7-4	25°C	3 V	224	pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	3 V	250	pF
Digital input capacitance	Cl	V _{IN} = V _{CC} or GND,	See Figure 7-4	25°C	3 V	2	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 7-7	25°C	3 V	23	МН
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 1 MHz,	See Figure 7-8	25°C	3 V	-72	dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 1 MHz,	See Figure 7-9	25°C	3 V	-96	dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	3 V	0.003%	
SUPPLY							
Positive supply	I _{CC}	V _{IN} = V _{CC} or GND	_	25°C	3.6 V	15	100 nA
current				Full		1	μA

 V_{CC} = 2.7 V to 3.6 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾

 The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

6.6 Electrical Characteristics for 2.5-V Supply

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾

PARAMETER		TEST CONDITIONS		TA	V _{cc}	MIN	TYP	MAX	UNIT
ANALOG SWITCH		-							
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V _{CC}	v
Peak ON	r .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON,	25°C	2.3 V			0.35	Ω
resistance	ice Γ_{peak} $I_{\text{COM}} = -8 \text{ mA}$, See Figure 7-1	Full	2.3 V			0.45			
ON-state	r	V_{NO} or V_{NC} = 1.8 V,	Switch ON,	25°C	2.3 V				Ω
resistance	r _{on}	I _{COM} = -8 mA, Se	See Figure 7-1	Full	2.5 V			0.4	
ON-state		V _{NO} or V _{NC} = 1.8 V, 0.8 V,	Switch ON,	25°C			0.01	0.05	Ω
resistance match between channels	∆r _{on}	$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full	2.3 V		0.05	0.05	
ON-state		$\label{eq:VNO} \begin{array}{l} 0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}, \\ I_{COM} = -8 \text{ mA}, \end{array}$	Switch ON, See Figure 7-1	25°C			0.05		- 1
resistance flatness	r _{on(flat)}	V _{NO} or V _{NC} = 0.8 V, 1.8 V,	Switch ON,	25°C	2.3 V		0.03	0.08	
		$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full				0.1	
NC, NO	V_{NC} or $V_{NO} = 0.5 V$, $V_{COM} = 2.2 V$, Switch OFF,	Switch OFF.	25°C		-10		10		
OFF leakage current	I _{NO(OFF)}	or V_{NC} or V_{NO} = 2.2 V, V_{COM} = 0.5 V,	See Figure 7-2	Full	2.7 V	-50		50	nA

6.6 Electrical Characteristics for 2.5-V Supply (continued)

 $V_{CC} = 2.3 \text{ V}$ to 2.7 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted) ⁽¹⁾

PARAME	TER	TEST CONDITIONS	S	T _A	V _{cc}	MIN	TYP	MAX	UNIT
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$\label{eq:Vnc} \begin{array}{l} V_{NC} \text{ or } V_{NO} = 0.5 \text{ V}, V_{COM} = \text{Open},\\ \text{or}\\ V_{NC} \text{ or } V_{NO} = 2.2 \text{ V}, V_{COM} = \text{Open}, \end{array}$	Switch ON, See Figure 7-3	25°C Full	2.7 V	-10 -100		10 100	nA
ANALOG SWITCH (continued)				1	1			
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, V_{COM} = 0.5 V, or V_{NC} or V_{NO} = Open, V_{COM} = 2.2 V,	Switch ON, See Figure 7-3	25°C Full	2.7 V	-10 -100		10 100	nA
DIGITAL CONTROL	. INPUTS (IN1,	IN2) ⁽²⁾				1			
Input logic high	V _{IH}			Full		1.25			V
Input logic low	V _{IL}			Full				0.5	V
Input leakage current	I _{IH} , I _{IL}	V ₁ = 2.7 V or 0		25°C Full	2.7 V	40 50	5	40 50	nA
DYNAMIC					1	1			
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 7-10	25°C	2.5 V		8		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch OFF,	See Figure 7-4	25°C	2.5 V		90		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch ON,	See Figure 7-4	25°C	2.5 V		250		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	2.5 V		250		pF
Digital input capacitance	CI	V _I = V _{CC} or GND,	See Figure 7-4	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega,$ Switch ON,	See Figure 7-7	25°C	2.5 V		23		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 1 MHz,	See Figure 7-8	25°C	2.5 V		-72		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 1 MHz,	See Figure 7-9	25°C	2.5 V		-96		dB
Total harmonic distortion	THD	R _L = 600 Ω, C _L = 50 pF,	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	2.5 V	0	.003%		
SUPPLY					·				
Positive supply	I _{CC}	$V_1 = V_{CC}$ or GND		25°C	2.7 V		10	100	nA
current	CC			Full	2.1 V		700		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(2) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

6.7 Electrical Characteristics for 1.8-V Supply

V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹	1)
---	----

PARAME	TER	TEST CONDITIONS	6	T _A	V _{cc}	MIN	TYP	MAX	UNIT
ANALOG SWITCH		1							
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V_{CC}	V
Peak ON resistance	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 7-1	25°C Full	1.65 V		0.4	0.7 0.8	Ω
ON-state resistance	r _{on}	V_{NO} or V_{NC} = 1.5 V, I_{COM} = -2 mA,	Switch ON, See Figure 7-1	25°C Full	- 1.65 V		0.3	0.45 0.5	Ω
ANALOG SWITCH	(continued)								·
ON-state	· ·			25°C			0.02	0.04	
resistance match between channels	Δr _{on}	$V_{NO} \text{ or } V_{NC} = 0.6 \text{ V}, 1.5 \text{ V}, $ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 7-1	Full	1.65 V			0.05	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 7-1	25°C			0.13		
resistance flatness	r _{on(flat)}	V _{NO} or V _{NC} = 0.6 V, 1.5 V,	Switch ON,	25°C	1.65 V		0.08	0.15	Ω
		$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full				0.2	
NC, NO	I _{NC(OFF)} ,	$V_{\rm NC}$ or $V_{\rm NO}$ = 0.3 V, $V_{\rm COM}$ = 1.65 V,	Switch OFF.	25°C		-10		10	
OFF leakage current	I _{NO(OFF)}	or V_{NC} or V_{NO} = 1.65 V, V_{COM} = 0.3 V,	See Figure 7-2	Full	1.95	-50		50	nA
NC, NO ON leakage	I _{NC(ON)} ,	$V_{\rm NC}$ or $V_{\rm NO}$ = 0.3 V, $V_{\rm COM}$ = Open,	Switch ON,	25°C	1.95 V	-10		10	nA
current	I _{NO(ON)}	$V_{\rm NC}$ or $V_{\rm NO}$ = 1.65 V, $V_{\rm COM}$ = Open,	See Figure 7-3	Full	1.95 V	-100		100	
COM		V_{NC} or V_{NO} = Open, V_{COM} = 0.3 V,	Switch ON,	25°C		-10		10	nA
ON leakage current	I _{COM(ON)}	or V_{NC} or V_{NO} = Open, V_{COM} = 1.65 V,	See Figure 7-3	Full	1.95 V	-100		100	
DIGITAL CONTRO	L INPUTS (IN	1, IN2) ⁽²⁾							
Input logic high	V _{IH}			Full		1			V
Input logic low	V _{IL}			Full				0.4	V
Input leakage current	I _{IH} , I _{IL}	V _I = 1.95 V or 0		25°C Full	- 1.95 V	-40 -50	5	40 50	nA
DYNAMIC									L
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 7-10	25°C	1.8 V		5		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch OFF,	See Figure 7-4	25°C	1.8 V		90		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = V_{CC} or GND, Switch ON,	See Figure 7-4	25°C	1.8 V		250		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	1.8 V		250		pF
Digital input capacitance	C _{IN}	V _I = V _{CC} or GND,	See Figure 7-4	25°C	1.8 V		2		pF
Bandwidth	BW	R_L = 50 Ω, Switch ON,	See Figure 7-7	25°C	1.8 V		23		MHz
OFF isolation	O _{ISO}	R_L = 50 Ω, f = 1 MHz,	See Figure 7-8	25°C	1.8 V		-73		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 7-9	25°C	1.8 V		-97		dB

6.7 Electrical Characteristics for 1.8-V Supply (continued)

V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾									
PARAMET	ſER	TEST C	ONDITIONS	T _A	Vcc	MIN TYP	MAX	UNIT	
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	1.8 V	0.005%			
SUPPLY						•			
Positive supply	1	$V_1 = V_{CC}$ or GND		25°C	- 1.95 V	100	50	nA	
current	ICC			Full	1.35 V		700		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

6.8 Switching Characteristics for a 3-V Supply

 V_{CC} = 2.7 V to 3.6 V, T_A = -40°C to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		T _A	Vcc	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	3.0 V		20	35	
Turnon time	t _{ON}	$V_{COM} = V_{CC},$ $R_{L} = 50 \ \Omega$	C _L = 35 pF, See Figure 7-5	Full	2.7 V to 3.6 V			40	ns
				25°C	3.0 V		12	25	
Turnoff time	t _{OFF}	$V_{COM} = V_{CC},$ $R_{L} = 50 \ \Omega$	C _L = 35 pF, See Figure 7-5	Full	2.7 V to 3.6 V			30	ns
				25°C	3.0 V	1	10	25	
Break-before- make time $V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$ $C_L = 35 \text{ pF}$, See Figure 7-6	Full	2.7 V to 3.6 V	0.5		30	ns			

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

6.9 Switching Characteristics for a 2.5-V Supply

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾

PARAMETER		TEST CO	TEST CONDITIONS		Vcc	MIN	TYP	MAX	UNIT
Dynamic			· · · ·						
		25°C	2.5 V		23	45			
Turnon time	t _{ON}	$V_{COM} = V_{CC},$ $R_{L} = 50 \Omega$	C _L = 35 pF, See Figure 7-5	Full	2.3 V to 2.7 V			50	ns
	urnoff time t_{OFF} $V_{COM} = V_{CC}$, $C_L = 35 \text{ pF}$, $R_L = 50 \Omega$ See Figure 7-5			25°C	2.5 V		17	27	
Turnoff time		Full	2.3 V to 2.7 V			30	ns		
				25°C	2.5 V	2	14	30	
Break-before- make time		Full	2.3 V to 2.7 V	1		35	ns		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.


6.10 Switching Characteristics for a 1.8-V Supply


PARAMETER		TEST CONDITIONS		T _A	Vcc	MIN	TYP	MAX	UNIT
Dynamic									
			25°C	1.8 V		53	75		
Turnon time	t _{ON}	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C _L = 35 pF, See Figure 7-5	Full	1.65 V to 1.96 V			80	ns
				25°C	1.8 V		24	35	
Turnoff time	t _{OFF}	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C _L = 35 pF, See Figure 7-5	Full	1.65 V to 1.96 V			40	ns
				25°C	1.8 V	2	30	40	
Break-before- make time	t _{BBM}	$V_{NC} = V_{NO} = V_{CC},$ R _L = 50 Ω	C _L = 35 pF, See Figure 7-6	Full	1.65 V to 1.96 V	1		50	ns

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted) ⁽¹⁾

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

6.11 Typical Characteristics






6.11 Typical Characteristics (continued)

7 Parameter Measurement Information

+





GND

_







Figure 7-3. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)}, I_{NO(ON)})








- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- B. C_L includes probe and jig capacitance.


Figure 7-5. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- B. C_L includes probe and jig capacitance.

Figure 7-6. Break-Before-Make Time (t_{BBM})

TS3A24159 SCDS238H – MARCH 2007 – REVISED AUGUST 2022








Figure 7-8. OFF Isolation (O_{ISO})




Figure 7-9. Crosstalk (X_{TALK})

Channel OFF: NC to COM						
$V_I = V_{CC}$ or GND						

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ωload) DC Bias = 350 mV


Channel ON: NC to COM Channel OFF: NO to COM $V_{IN} = V_{CC}$ or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ωload)


DC Bias = 350 mV

TS3A24159 SCDS238H - MARCH 2007 - REVISED AUGUST 2022



- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns. Α.
- Β. $\rm C_L$ includes probe and jig capacitance.

Figure 7-10. Charge Injection (Q_C)



Α. C_L includes probe and jig capacitance.


Figure 7-11. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS3A24159 is a 2-channel single-pole double-throw (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistance, and consumes very low power. These are some of the features that make this device suitable for a variety of markets and many different applications.

8.2 Functional Block Diagram



8.3 Feature Description

The TS3A24159 device is bidirectional with two single-pole, double-throw switches. Each of the two switches are controlled independently by two digital signals.

8.4 Device Functional Modes

Table 0-1. Function Table								
IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO						
L	ON	OFF						
Н	OFF	ON						

Table 8-1. Function Table

9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The switch of the TS3A24159 device is bidirectional. Hence, NO, NC, and COM pins can be used as both inputs or outputs.

9.2 Typical Application



9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the specified ranges to ensure proper performance.

		MIN	MAX	UNIT
V _{CC}	Supply Voltage	1.65	3.6	V
V _{NC} V _{NO} V _{COM}	Signal Voltage	0	V _{CC}	V
V _{IN}	Digital Input Voltage	0	V _{CC}	V

9.2.2 Detailed Design Procedure

The TS3A24159 device can be properly operated without any external components. However, it is recommended to connect the unused pins to ground through a 50- Ω resistor to prevent signal reflections back into the device. It is also recommended that the digital control pins (IN1 and IN2) be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS3A24159 input/output signal swing through NO and COM are dependent of the supply voltage V_{CC} .

9.2.3 Application Curve




Figure 9-1. r_{ON} vs V_{COM}

10 Power Supply Recommendations

- · Proper power-supply sequencing is recommended for all CMOS devices.
- Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device.
- Always sequence V_{CC} on first, followed by NO or COM.
- Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components.
- A 0.1-µF capacitor, connected from V_{CC} to GND, is adequate for most applications.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended. Bypass capacitors must be used on power supplies. Short trace lengths should be used to avoid excessive loading.

11.2 Layout Example




Figure 11-1. Layout Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

• Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū			(=)	(6)	(0)		()	
TS3A24159DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DGSRG4	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159YZPR	ACTIVE	DSBGA	YZP	10	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	L87	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM


2-Jun-2022


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


3-Jun-2022

TAPE AND REEL INFORMATION






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A24159DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3A24159DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3A24159YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A24159DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3A24159DRCR	VSON	DRC	10	3000	356.0	356.0	35.0
TS3A24159YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0

DRC 10


3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DRC0010J



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.


3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

DRC0010J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271). 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown


on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


YZP0010



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

YZP0010

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

YZP0010

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.

DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.