



NCV2393, TS393

Micropower Dual CMOS Voltage Comparator

The NCV2393 and TS393 are micropower CMOS dual voltage comparators. They feature extremely low consumption of 6 μ A typical per comparator and operate over a wide temperature range of $T_A = -40$ to 125°C. The NCV2393 and TS393 are available in an SOIC-8 package.

Features

- Extremely Low Supply Current: 6 μ A Typical Per Channel
- Wide Supply Range: 2.7 to 16 V
- Extremely Low Input Bias Current: 1 pA Typical
- Extremely Low Input Offset Current: 1 pA Typical
- Input Common Mode Range Includes V_{SS}
- High Input Impedance: $10^{12} \Omega$
- Pin-to-Pin Compatibility with Dual Bipolar LM393
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



ORDERING INFORMATION

Device	Package	Shipping [†]
NCV2393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
TS393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV2393, TS393

PIN DESCRIPTION

Pin	Name	Type	Description
1	OUT 1	Output	Output of comparator 1. The open-drain output requires an external pull-up resistor.
2	IN- 1	Input	Inverting input of comparator 1
3	IN+ 1	Input	Non-inverting input of comparator 1
4	VSS	Power	Negative supply
5	IN+ 2	Input	Non-inverting input of comparator 2
6	IN- 2	Input	Inverting input of comparator 2
7	OUT 2	Output	Output of comparator 2. The open-drain output requires an external pull-up resistor.
8	VDD	Power	Positive supply

ABSOLUTE MAXIMUM RATINGS (Note 1)

Over operating free-air temperature, unless otherwise stated

Parameter	Limit	Unit
Supply Voltage, V_S ($V_{DD}-V_{SS}$)	18	V

INPUT AND OUTPUT PINS

Input Voltage (Note 2)	18	V
Input Differential Voltage, V_{ID} (Note 3)	± 18	V
Input Current (through ESD protection diodes)	50	mA
Output Voltage	18	V
Output Current	20	mA

TEMPERATURE

Storage Temperature	-65 to +150	°C
Junction Temperature	150	°C

ESD RATINGS

Human Body Model	1500	V
Machine Model	50	V

LATCH-UP RATINGS

Latch-up Current	100	mA
------------------	-----	----

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Stresses beyond the absolute maximum ratings can lead to reduced reliability and damage.
2. Excursions of input voltages may exceed the power supply level. As long as the common mode voltage [$V_{CM} = (V_{IN+} + V_{IN-})/2$] remains within the specified range, the comparator will provide a stable output state. However, the maximum current through the ESD diodes of the input stage must strictly be observed.
3. Input differential voltage is the non-inverting input terminal with respect to the inverting input terminal. To prevent damage to the gates, each comparator includes back-to-back zener diodes between input terminals. When differential voltage exceeds 6.2 V, the diodes turn on. Input resistors of 1 kΩ have been integrated to limit the current in this event.
4. This device series incorporates ESD protection and is tested by the following methods:
 ESD Human Body Model tested per AEC-Q100-002 (JEDEC standard: JESD22-A114)
 ESD Machine Model tested per AEC-Q100-003 (JEDEC standard: JESD22-A115)
 Latch-up Current tested per JEDEC standard: JESD78.

THERMAL INFORMATION (Note 5)

Thermal Metric	Symbol	Value	Unit
Junction-to-Ambient (Note 6)	θ_{JA}	190	°C/W
Junction-to-Case Top	Ψ_{JT}	107	°C/W

5. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
6. Multilayer board, 1 oz. copper, 400 mm² copper area, both junctions heated equally

NCV2393, TS393

OPERATING CONDITIONS

Parameter	Symbol	Limit	Unit
Supply Voltage ($V_{DD} - V_{SS}$)	V_S	+2.7 to +16	V
Operating Free Air Temperature Range	T_A	-40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS: $V_S = +3$ V

(**Boldface** limits apply over the specified temperature range, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, guaranteed by characterization and/or design.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = \text{mid-supply}$	1.4	13	mV	
				14		mV
Input Bias Current (Note 7)	I_{IB}	$V_{CM} = \text{mid-supply}$	1		pA	
				600		pA
Input Offset Current (Note 7)	I_{os}	$V_{CM} = \text{mid-supply}$	1		pA	
				300		pA
Input Common Mode Range	V_{CM}		V_{SS}		$V_{DD} - 1.5$	V
			V_{SS}		$V_{DD} - 2$	V
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ to $V_{CM} = V_{DD} - 1.5$ V	70			dB

OUTPUT CHARACTERISTICS

Output Voltage Low	V_{OL}	$V_{ID} = -1$ V, $I_{OL} = +6$ mA		$V_{SS} + 300$	$V_{SS} + 450$	mV
					$V_{SS} + 700$	mV
Output Current High	I_{OH}	$V_{ID} = +1$ V, $V_{OH} = +3$ V	2	40	nA	
					1000	nA

DYNAMIC PERFORMANCE

Propagation Delay Low to High	t_{PLH}	$V_{CM} = \text{mid-supply}$, $f = 10$ kHz, $R_{PU} = 5.1$ kΩ, $C_L = 50$ pF	5 mV overdrive		2.1		μs
			TTL input		0.6		μs
Propagation Delay High to Low	t_{PHL}	$V_{CM} = \text{mid-supply}$, $f = 10$ kHz, $R_{PU} = 5.1$ kΩ, $C_L = 50$ pF	5 mV overdrive		3.9		μs
			TTL input		0.2		μs

POWER SUPPLY

Power Supply Rejection Ratio	$PSRR$	$V_S = +3$ V to $+5$ V		70		dB
Quiescent Current	I_{DD}	Per channel, no load, output = LOW	6	15	μA	
				20	μA	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Guaranteed by characterization and/or design.

NCV2393, TS393

ELECTRICAL CHARACTERISTICS: $V_S = +5\text{ V}$, unless otherwise noted

(**Boldface** limits apply over the specified temperature range, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, guaranteed by characterization and/or design.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = \text{mid-supply } V, V_S = 5\text{ V to } 10\text{ V}$		1.4	13	mV
					14	mV
Input Bias Current (Note 8)	I_{IB}	$V_{CM} = \text{mid-supply}$		1		pA
					600	pA
Input Offset Current (Note 8)	I_{os}	$V_{CM} = \text{mid-supply}$		1		pA
					300	pA
Input Common Mode Range	V_{CM}		V_{SS}		$V_{DD} - 1.5$	V
			V_{SS}		$V_{DD} - 2$	V
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS} \text{ to } V_{CM} = V_{DD} - 1.5\text{ V}$		71		dB
OUTPUT CHARACTERISTICS						
Output Voltage Low	V_{OL}	$V_{ID} = -1\text{ V}, I_{OL} = +6\text{ mA}$		$V_{SS} + 260$	$V_{SS} + 350$	mV
					$V_{SS} + 550$	mV
Output Current High	I_{OH}	$V_{ID} = +1\text{ V}, V_{OH} = +5\text{ V}$		2	40	nA
					1000	nA
DYNAMIC PERFORMANCE						
Fall Time	t_{FALL}	$50\text{ mV overdrive}, f = 10\text{ kHz}, R_{PU} = 5.1\text{ k}\Omega, C_L = 50\text{ pF}$		25		ns
Propagation Delay Low to High	t_{PLH}	$V_{CM} = \text{mid-supply}, f = 10\text{ kHz}, R_{PU} = 5.1\text{ k}\Omega, C_L = 50\text{ pF}$	5 mV overdrive		2.1	μs
			10 mV overdrive		1.2	μs
			20 mV overdrive		0.8	μs
			40 mV overdrive		0.5	μs
			TTL input		0.6	μs
Propagation Delay High to Low	t_{PHL}	$V_{CM} = \text{mid-supply}, f = 10\text{ kHz}, R_{PU} = 5.1\text{ k}\Omega, C_L = 50\text{ pF}$	5 mV overdrive		5.8	μs
			10 mV overdrive		3.2	μs
			20 mV overdrive		1.7	μs
			40 mV overdrive		1.0	μs
			TTL input		0.3	μs
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = +5\text{ V to } +10\text{ V}$		80		dB
Quiescent Current	I_{DD}	Per channel, no load, output = LOW		6	15	μA
					20	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Guaranteed by characterization and/or design

NCV2393, TS393




Figure 1. I_{B} and I_{OS} vs. Temperature




Figure 2. V_{OL} vs. I_{OL}




Figure 3. V_{OL} vs. Temperature




Figure 4. I_{DD} vs. V_S




Figure 5. I_{DD} vs. Temperature




Figure 6. Propagation Delay vs. V_S

NCV2393, TS393




Figure 7. t_{PLH} vs. Overdrive




Figure 8. t_{PHL} vs. Overdrive




Figure 9. Fall Time vs. V_S




Figure 10. V_{OS} vs. V_{CM} ($V_S = 3 \text{ V}$)




Figure 11. V_{OS} vs. V_{CM} ($V_S = 5 \text{ V}$)

NCV2393, TS393




Figure 12. V_{OS} vs. V_{CM} ($V_S = 10\text{ V}$)




Figure 13. Offset Voltage Distribution

MECHANICAL CASE OUTLINE


PACKAGE DIMENSIONS



SCALE 1:1

SOIC-8 NB
CASE 751-07
ISSUE AK


DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
E	1.27 BSC		0.050 BSC	
F	0.10	0.25	0.004	0.010
G	0.19	0.25	0.007	0.010
H	0.40	1.27	0.016	0.050
I	0 °	8 °	0 °	8 °
J	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
■ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

SOIC-8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011

STYLE 1: PIN 1. Emitter 2. Collector 3. Collector 4. Emitter 5. Emitter 6. Base 7. Base 8. Emitter	STYLE 2: PIN 1. Collector, Die #1 2. Collector, #1 3. Collector, #2 4. Collector, #2 5. Base, #2 6. Emitter, #2 7. Base, #1 8. Emitter, #1	STYLE 3: PIN 1. Drain, Die #1 2. Drain, #1 3. Drain, #2 4. Drain, #2 5. Gate, #2 6. Source, #2 7. Gate, #1 8. Source, #1	STYLE 4: PIN 1. Anode 2. Anode 3. Anode 4. Anode 5. Anode 6. Anode 7. Anode 8. Common Cathode
STYLE 5: PIN 1. Drain 2. Drain 3. Drain 4. Drain 5. Gate 6. Gate 7. Source 8. Source	STYLE 6: PIN 1. Source 2. Drain 3. Drain 4. Source 5. Source 6. Gate 7. Gate 8. Source	STYLE 7: PIN 1. Input 2. External bypass 3. Third stage source 4. Ground 5. Drain 6. Gate 3 7. Second stage Vd 8. First stage Vd	STYLE 8: PIN 1. Collector, Die #1 2. Base, #1 3. Base, #2 4. Collector, #2 5. Collector, #2 6. Emitter, #2 7. Emitter, #1 8. Collector, #1
STYLE 9: PIN 1. Emitter, Common 2. Collector, Die #1 3. Collector, Die #2 4. Emitter, Common 5. Emitter, Common 6. Base, Die #2 7. Base, Die #1 8. Emitter, Common	STYLE 10: PIN 1. Ground 2. Bias 1 3. Output 4. Ground 5. Ground 6. Bias 2 7. Input 8. Ground	STYLE 11: PIN 1. Source 1 2. Gate 1 3. Source 2 4. Gate 2 5. Drain 2 6. Drain 2 7. Drain 1 8. Drain 1	STYLE 12: PIN 1. Source 2. Source 3. Source 4. Gate 5. Drain 6. Drain 7. Drain 8. Drain
STYLE 13: PIN 1. N.C. 2. Source 3. Source 4. Gate 5. Drain 6. Drain 7. Drain 8. Drain	STYLE 14: PIN 1. N-Source 2. N-Gate 3. P-Source 4. P-Gate 5. P-Drain 6. P-Drain 7. N-Drain 8. N-Drain	STYLE 15: PIN 1. Anode 1 2. Anode 1 3. Anode 1 4. Anode 1 5. Cathode, Common 6. Cathode, Common 7. Cathode, Common 8. Cathode, Common	STYLE 16: PIN 1. Emitter, Die #1 2. Base, Die #1 3. Emitter, Die #2 4. Base, Die #2 5. Collector, Die #2 6. Collector, Die #2 7. Collector, Die #1 8. Collector, Die #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. Anode 2. Anode 3. Source 4. Gate 5. Drain 6. Drain 7. Cathode 8. Cathode	STYLE 19: PIN 1. Source 1 2. Gate 1 3. Source 2 4. Gate 2 5. Drain 2 6. Mirror 2 7. Drain 1 8. Mirror 1	STYLE 20: PIN 1. Source (N) 2. Gate (N) 3. Source (P) 4. Gate (P) 5. Drain 6. Drain 7. Drain 8. Drain
STYLE 21: PIN 1. Cathode 1 2. Cathode 2 3. Cathode 3 4. Cathode 4 5. Cathode 5 6. Common Anode 7. Common Anode 8. Cathode 6	STYLE 22: PIN 1. I/O Line 1 2. Common Cathode/VCC 3. Common Cathode/VCC 4. I/O Line 3 5. Common Anode/GND 6. I/O Line 4 7. I/O Line 5 8. Common Anode/GND	STYLE 23: PIN 1. Line 1 IN 2. Common Anode/GND 3. Common Anode/GND 4. Line 2 IN 5. Line 2 OUT 6. Common Anode/GND 7. Common Anode/GND 8. Line 1 OUT	STYLE 24: PIN 1. Base 2. Emitter 3. Collector/Anode 4. Collector/Anode 5. Cathode 6. Cathode 7. Collector/Anode 8. Collector/Anode
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. Base, Die #1 2. Emitter, #1 3. Base, #2 4. Emitter, #2 5. Collector, #2 6. Collector, #2 7. Collector, #1 8. Collector, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		