# TPS56C215 3.8-V to 17-V Input , 12-A Synchronous Step-Down SWIFT™ Converter

### 1 Features

- Integrated 13.5-mΩ and 4.5-mΩ MOSFETs
- Supports 12-A continuous I<sub>OUT</sub>
- 4.5-V start-up without external 5.0-V bias
- 0.6-V ±-1% reference voltage across full temperature range
- 0.6-V to 5.5-V output voltage range
- Supports ceramic output capacitors
- D-CAP3<sup>™</sup> control mode for fast transient response
- Selectable forced continuous conduction mode (FCCM) for tight output voltage ripple or autoskipping Eco-mode for high light-load efficiency
- Selectable  $F_{SW}$  of 400 kHz, 800 kHz, and 1.2 MHz
- · Monotonic start-up into pre-biased outputs
- Two adjustable current limit settings with hiccup restart
- Optional external 5-V bias for enhanced efficiency
- Adjustable soft start with a default 1-ms soft start time
- -40°C to 150°C operating junction temperature
- Small 3.5-mm x 3.5-mm HotRod<sup>™</sup> QFN package
- Supported at the WEBENCH® design tool

### 2 Applications

- Server, cloud-computing, storage
- Telecom and networking, point-of-load (POL)
- IPCs, factory automation, PLC, test measurement
- High-end DTV

#### **3 Description**

The TPS56C215 is TI's smallest monolithic 12-A synchronous buck converter with an adaptive on-time D-CAP3 control mode. The device integrates low R<sub>DS</sub>(on) power MOSFETs that enable high efficiency and offers ease-of-use with minimum external count for space-conscious component power systems. Competitive features include a very accurate reference voltage, fast load transient response, autoskip mode operation for light load efficiency, adjustable current limit and no requirement for external compensation. Α forced continuous conduction mode helps meet tight voltage regulation accuracy requirements for performance DSPs and FPGAs. The TPS56C215 is available in a thermally enhanced 18-pin HotRod QFN package and is designed to operate from -40°C to 150°C junction temperature.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)	
TPS56C215	VQFN (18)	3.5 mm x 3.5 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.







# **Table of Contents**

1 Features	.1
2 Applications	
3 Description	.1
4 Revision History	
5 Pin Configuration and Functions	.3
6 Specifications	.4
6.1 Absolute Maximum Ratings	.4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	.4
6.4 Thermal Information	.5
6.5 Electrical Characteristics	.5
6.6 Timing Requirements	.6
6.7 Typical Characteristics	.7
7 Detailed Description	
7.1 Overview	12
7.2 Functional Block Diagram	13
7.3 Feature Description	
7.4 Device Functional Modes	19

8 Application and Implementation	.20
8.1 Application Information	20
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
11.2 Receiving Notification of Documentation Updates.	
11.3 Support Resources	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	30
11.6 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	31
12.1 Package Marking	

**4 Revision History** NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (November 2017) to Revision D (February 2021)	Page
•	Updated the numbering format for tables, figures and cross-references throughout the document	1
•	Corrected spelling and grammar throughout document	1
•	Added V <sub>IN</sub> -SW, V <sub>IN</sub> -SW, and BOOT –SW (10-ns transient)	4
•	Changed SW (10-ns transient) min value from -3 V to -5 V	4

Changes from Revision B (July 2016) to Revision C (November 2017)	Page
Added feature item "4.5-V Start up without External 5.0-V Bias"	
Added feature item "4.5-V Start up without External 5.0-V Bias"	
Changed Ground symbol at pin VREG5 in Figure 3-1 image	1
• Changed from "5% resistors" to "1% resistors" in the Section 7.3.4 description	
Changed Power-Up Sequence image for Figure 7-2	
Changed Adjustable VIN Undervoltage Lock Out image for Figure 7-3.	
Added I <sub>h</sub> term to Equation 5 Definition List	
Added Section 12.1 information	

С	hanges from Revision A (March 2016) to Revision B (May 2016)	Page
•	Changed Section 1 From: "Support 14-A Continuous IOUT" To: "Support 12-A Continuous IOUT"	1
•	Added compnent names to the Typical Application schematic	1
•	Deleted I <sub>OCL</sub> spec for "ILIM+1 option, Valley Current" condition	5
•	Changed From: "up to 14 A" To: "up to 12 A" in first sentence of Section 7.1	12
•	Deleted four rows in Mode Pin Resistor Settings table for I <sub>OUT</sub> of 14 A	15
С	hanges from Revision * (March 2016) to Revision A (March 2016)	Page
•	Added content for full Production data sheet	1



# **5** Pin Configuration and Functions

# Figure 5-1. RNN Package 18-Pin VQFN

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
воот	1	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BOOT and SW.	
VIN	2,11	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.	
PGND	3, 4, 5, 8, 9, 10	G	Power GND terminal for the controller circuit and the internal circuitry. Connect to AGND with a short trace.	
SW	6, 7	0	Switch node terminal. Connect the output inductor to this pin.	
AGND	12	G	Ground of internal analog circuitry. Connect AGND to PGND plane with a short trace.	
FB	13	I	Converter feedback input. Connect to the center tap of the resistor divider between output voltage and AGNI	
SS	14	0	Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the converter starts up in 1 ms.	
EN	15	I	Enable input control, leaving this pin floating enables the converter. It can also be used to adjust the input UVLO by connecting to the center tap of the resistor divider between VIN and EN.	
PGOOD	16	0	Open-drain power good indicator, it is asserted low if output voltage is out of PGOOD threshold, overvoltage, or if the device is under thermal shutdown, EN shutdown or during soft start.	
VREG5	17	I/O	4.7-V internal LDO output which can also be driven externally with a 5-V input. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 4.7-µF capacitor.	
MODE	18	I	Switching frequency, current limit selection and light load operation mode selection pin. Connect this pin to a resistor divider from VREG5 and AGND for different MODE options shown in Table 7-3.	

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	20	
	SW	-2	19	
	SW (10-ns transient)	-5	25	
	V <sub>IN</sub> -SW		22	
	V <sub>IN</sub> -SW (10-ns transient)		25	
Input Voltage	EN	-0.3	6.5	V
	BOOT –SW	-0.3	6.5	
	BOOT –SW (10 ns transient)	-0.3	7.5	
	BOOT	-0.3	25.5	
	SS, MODE, FB	-0.3	6.5	
	VREG5	-0.3	6	
Output Voltage	PGOOD	-0.3	6.5	V
Output Current <sup>(2)</sup>	lout		14	A
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) In order to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current should not exceed 14A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction temperature or longer power-on hours are achievable at lower than 14A continuous output current.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	V <sub>IN</sub>	3.8	17	V
Input Valtage	SW	-1.8	17	V
Input Voltage	BOOT	-0.1	23.5	V
	VREG5	-0.1	5.2	V
Output Current	I <sub>LOAD</sub>	0	12	А
Operating junction temperature	TJ	-40	150	°C

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RNN PACKAGE	UNIT
		18 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	29.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
Ψјв	Junction-to-board characterization parameter	8.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.5	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

### **6.5 Electrical Characteristics**

 $T_J = -40^{\circ}C$  to 150°C,  $V_{IN}$ =12V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	RRENT					
I <sub>IN</sub>	VIN supply current	$T_J = 25^{\circ}C$ , $V_{EN}=5$ V, non switching		600	700	μA
VINSDN	VIN shutdown current	T <sub>J</sub> = 25°C, V <sub>EN</sub> =0 V		7		μA
LOGIC THR	ESHOLD					
V <sub>ENH</sub>	EN H-level threshold voltage		1.175	1.225	1.3	V
V <sub>ENL</sub>	EN L-level threshold voltage		1.025	1.104	1.15	V
V <sub>ENHYS</sub>				0.121		V
I <sub>ENp1</sub>		V <sub>EN</sub> = 1.0 V	0.35	1.91	2.95	μA
ENp2	EN pull-up current	V <sub>EN</sub> = 1.3 V	3	4.197	5.5	μA
FEEDBACK	VOLTAGE					
		T <sub>J</sub> = 25°C	598	600	602	mV
V <sub>FB</sub>	FB voltage	$T_J = 0^{\circ}C \text{ to } 85^{\circ}C$	597.5	600	602.5	mV
		$T_{\rm J} = -40^{\circ}$ C to 85°C	594	600	602.5	mV
		$T_{\rm J} = -40^{\circ}$ C to 150°C	594	600	606	mV
LDO VOLTA	GE					
VREG5	LDO Output voltage	T <sub>J</sub> = -40°C to 150°C	4.58	4.7	4.83	V
ILIM5	LDO Output Current limit	$T_{.1} = -40^{\circ}C \text{ to } 150^{\circ}C$	100	150	200	mA
MOSFET						
R <sub>DS(on)H</sub>	High side switch resistance	T <sub>J</sub> = 25°C, V <sub>VREG5</sub> = 4.7 V		13.5		mΩ
R <sub>DS(on)L</sub>	Low side switch resistance	T <sub>J</sub> = 25°C, V <sub>VREG5</sub> = 4.7 V		4.5		mΩ
SOFT STAR	T					
l <sub>ss</sub>	Soft start charge current	T <sub>J</sub> = -40°C to 150°C	4.9	6	7.1	μA
CURRENT L						<u> </u>
		ILIM-1 option, Valley Current	9.775	11.5	13.225	Α
OCL	Current Limit (Low side sourcing)	ILIM option, Valley Current	11.73	13.8	15.87	А
	Current Limit (Low side negative)	Valley Current		4		Α
POWER GO						
		V <sub>FB</sub> falling (fault)		84%		
		V <sub>FB</sub> rising (good)		93%		
V <sub>PGOODTH</sub>	PGOOD threshold	V <sub>FB</sub> rising (fault)		116%		
		V <sub>FB</sub> falling (good)		107%		

#### $T_J = -40^{\circ}C$ to 150°C, $V_{IN}=12V$ (unless otherwise noted) TYP MAX CONDITIONS PARAMETER MIN 121% x VOVP Output OVP threshold OVP detect $V_{\text{FB}}$ 68% x VUVP Output UVP threshold Hiccup detect $V_{\text{FB}}$ THERMAL SHUTDOWN Shutdown temperature 160 T<sub>SDN</sub> Thermal shutdown threshold Hysteresis 15 VREG5 thermal shutdown threshold 171 T<sub>SDN VREG5</sub> Shutdown temperature Hysteresis 18 UVLO VREG5 rising voltage 4.3 UVLO UVLO threshold VREG5 falling voltage 3.57 VREG5 hysteresis 730 VIN rising voltage, VREG5=4.7V 3.32 UVLO, VIN falling voltage, VREG5=4.7V UVLO threshold, VREG5=4.7V 3.26 VREG5=4.7V VIN hysteresis, VREG5=4.7V 60

UNIT

°C

°C

°C

°C

V

V

mV

V

V

mV

# 6.6 Timing Requirements

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ON-TIME	TIMER CONTROL					
t <sub>ON</sub>	SW On Time	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> =3.3 V, F <sub>SW</sub> = 800 kHz	310	340	380	ns
t <sub>ON min</sub>	SW Minimum on time	V <sub>IN</sub> = 17 V, V <sub>OUT</sub> =0.6 V, F <sub>SW</sub> = 1200 kHz		54		ns
t <sub>OFF</sub>	SW Minimum off time	25°C, V <sub>FB</sub> =0.5 V			310	ns
SOFT ST	ART					
t <sub>SS</sub>	Soft start time	Internal soft-start time		1.045		ms
OUTPUT	UNDERVOLTAGE AND OVERVOLTAGE	PROTECTION				
t <sub>UVPDEL</sub>	Output Hiccup delay relative to SS time	UVP detect		1		cycle
t <sub>UVPEN</sub>	Output Hiccup enable delay relative to SS time	UVP detect		7		cycle



### 6.7 Typical Characteristics

**TPS56C215** SLVSD05D - MARCH 2016 - REVISED FEBRUARY 2021



TPS56C215 SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021



TPS56C215 SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021





# 7 Detailed Description

### 7.1 Overview

The TPS56C215 is a high density synchronous step down buck converter which can operate from 3.8-V to 17-V input voltage ( $V_{IN}$ ). It has 13.5-m $\Omega$  and 4.5-m $\Omega$  integrated MOSFETs that enable high efficiency up to 12 A. The device employs D-CAP3 mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between FCCM operating mode at higher load condition and DCM/Eco-mode operation at lighter load condition. DCM/ Eco-mode allows the TPS56C215 to maintain high efficiency at light load. The TPS56C215 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

The TPS56C215 has three selectable switching frequencies ( $F_{SW}$ ) (400 kHz, 800 kHz, and 1200 kHz), which gives the flexibility to optimize the design for higher efficiency or smaller size. There are two selectable current limits. All these options are configured by choosing the right voltage on the MODE pin.

The TPS56C215 has a 4.7-V internal LDO that creates bias for all internal circuitry. There is a feature to overdrive this internal LDO with an external voltage on the VREG5 pin which improves the efficiency of the converter. The undervoltage lockout (UVLO) circuit monitors the VREG5 pin voltage to protect the internal circuitry from low input voltages. The device has an internal pullup current source on the EN pin which can enable the device even with the pin floating.

Soft-start time can be selected by connecting a capacitor to the SS pin. The device is protected from output short, undervoltage, and overtemperature conditions.

#### 7.2 Functional Block Diagram



# 7.3 Feature Description

# 7.3.1 PWM Operation and D-CAP3 Control

The TPS56C215 operates using the adaptive on-time PWM control with a proprietary D-CAP3 control which enables low external component count with a fast load transient response while maintaining a good output voltage accuracy. At the beginning of each switching cycle, the high-side MOSFET is turned on for an on-time set by an internal one shot timer. This on-time is set based on the input voltage of the conveter, output voltage of the converter, and the pseudo-fixed frequency, hence this type of control topology is called an adaptive on-time control. The one-shot timer resets and turns on again once the feedback voltage ( $V_{FB}$ ) falls below the internal reference voltage ( $V_{REF}$ ). An internal ramp is generated which is fed to the FB pin to simulate the output voltage ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3 control topology.

The TPS56C215 includes an error amplifier that makes the output voltage very accurate. This error amplifier is absent in other flavors of DCAP3. For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS56C215 is a low-pass L-C circuit. This L-C filter has double pole that is described in Equation 1.

$$f_{\mathsf{P}} = \frac{1}{2 \times \pi \times \sqrt{\mathsf{L}_{\mathsf{OUT}} \times \mathsf{C}_{\mathsf{OUT}}}} \tag{1}$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS56C215. The low frequency L-C double pole has a 180 degree in-phase. At the output filter frequency, the gain rolls off at a -40-dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40-dB to -20-dB per decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection high frequency zero is changed according to the switching frequency selected as shown in Table 7-1. The inductor and capacitor selected for the output filter must be such that the double pole is located close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-fifth of the switching frequency ( $F_{SW}$ ).

SWITCHING FREQUENCY (kHz)	ZERO LOCATION (kHz)
400	7.1
800	14.3
1200	21.4

Table 7-1. Ripple Injection Zero

Table 7-2 lists the inductor values and part numbers that are used to plot the efficiency curves in Section 6.7.

V <sub>OUT</sub> (V)	F <sub>SW</sub> (kHz)	L <sub>OUT</sub> (µH)	WÜRTH PART NUMBER <sup>(1)</sup>						
	400	1.2	744325120						
1.2	800	0.68	744311068						
	1200	0.47	744314047						
	400	2.4	744325240						
3.3	800	1.5	7443552150						
	1200	1.2	744325120						
	400	3.3	744325330						
5.5	800	2.4	744325240						
	1200	1.5	7443552150						

Table 7-2. Inductor Values

(1) See Third-Party Products disclaimer.

#### 7.3.2 Eco-mode Control

The TPS56C215 is designed with Eco-mode control to increase efficiency at light loads. This option can be chosen using the MODE pin as shown in Table 7-3. As the output current decreases from heavy load condition, the inductor current is also reduced. If the output current is reduced enough, the valley of the inductor current reaches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept approximately the same as it is in continuous conduction mode. The off-time increases as it takes more time to discharge the output with a smaller load current. The light load current where the transition to Eco-mode operation happens ( $I_{OUT(LL)}$ ) can be calculated from Equation 2.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

After identifying the application requirements, design the output inductance  $(L_{OUT})$  so that the inductor peak-topeak ripple current is approximately between 20% and 30% of the  $I_{OUT(max)}$  (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

#### 7.3.3 4.7-V LDO

The VREG5 pin is the output of the internal 4.7-V linear regulator that creates the bias for all the internal circuitry and MOSFET gate drivers. The VREG5 pin needs to be bypassed with a 4.7-µF capacitor. An external voltage that is above the internal output voltage of the LDO can override the internal LDO, switching it to the external rail once a higher voltage is detected. This enhances the efficiency of the converter because the quiescent current now runs off this external rail instead of the input power supply. The UVLO circuit monitors the VREG5 pin voltage and disables the output when VREG5 falls below the UVLO threshold. When using an external bias on the VREG5 rail, any power-up and power-down sequencing can be applied but it is important to understand that if there is a discharge path on the VREG5 rail that can pull a current higher than the internal current limit of the LDO (ILIM5) from the VREG5, then the VREG5 LDO turns off thereby shutting down the output of TPS56C215. If such condition does not exist and if the external VREG5 rail is turned off, the VREG5 voltage switches over to the internal LDO voltage which is 4.7 V typically in a few nanoseconds. Figure 7-1 shows this transition of the VREG5 voltage from an external bias of 5.5 V to the internal LDO output of 4.7 V when the external bias to VREG5 is disabled while the output of TPS56C215 remains unchanged.



Figure 7-1. VREG5 Transition

#### 7.3.4 MODE Selection

The TPS56C215 has a MODE pin that can offer 12 different states of operation as a combination of current limit, switching frequency, and light load operation. The device can operate at two different current limits ILIM-1 and ILIM to support an output continuous current of 10 A and 12 A, respectively. The TPS56C215 is designed to compare the valley current of the inductor against the current limit thresholds so it is important to understand that the output current will be half the ripple current higher than the valley current. For example, with the ILIM current

#### TPS56C215 SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021

limit selection, the OCL threshold is 11.73 A minimum which means that a pk-pk inductor ripple current of 0.54 A minimum is needed to be able to draw 12 A out of the converter without entering an overcurrent condition. The TPS56C215 can operate at three different frequencies of 400 kHz, 800 kHz, and 1200 kHz and also can choose between Eco-mode and FCCM mode. The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed in Table 7-3. The voltage on the MODE pin can be set by connecting this pin to the center tap of a resistor divider connected between VREG5 and AGND. A guideline for the top resistor ( $R_{M_{-H}}$ ) and the bottom resistor ( $R_{M_{-L}}$ ) in 1% resistors is shown in Table 7-3. It is important that the voltage for the MODE pin is derived from the VREG5 rail only since internally this voltage is referenced to detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling.

R <sub>M_H</sub> (kΩ)	LIGHT LOAD OPERATION	CURRENT LIMIT	FREQUENCY (kHz)						
300	FCCM	ILIM-1	400						
200	FCCM	ILIM	400						
160	FCCM	ILIM-1	800						
120	FCCM	ILIM	800						
200	FCCM	FCCM ILIM-1							
180	FCCM	ILIM	1200						
150	DCM	ILIM-1	400						
120	DCM	ILIM	400						
91	DCM	ILIM-1	800						
82	DCM	ILIM	800						
62	DCM	ILIM-1	1200						
51	DCM	ILIM	1200						
	- 300 200 160 120 200 180 150 120 91 82 62	R <sub>M_H</sub> (kΩ)         LIGHT LOAD OPERATION           300         FCCM           200         FCCM           160         FCCM           120         FCCM           2000         FCCM           120         FCCM           120         FCCM           120         DCM           150         DCM           91         DCM           82         DCM           62         DCM	R <sub>M_H</sub> (kΩ)         LIGHT LOAD OPERATION         CURRENT LIMIT           300         FCCM         ILIM-1           200         FCCM         ILIM           160         FCCM         ILIM           120         FCCM         ILIM-1           120         FCCM         ILIM           120         FCCM         ILIM           120         FCCM         ILIM           120         FCCM         ILIM           180         FCCM         ILIM           150         DCM         ILIM           91         DCM         ILIM-1           82         DCM         ILIM           62         DCM         ILIM-1						

Table 7-3	. MODE Pir	n Resistor	Settings
-----------	------------	------------	----------

Figure 7-2 shows the typical start-up sequence of the device once the EN pin voltage crosses the EN turnon threshold. After the voltage on VREG5 pin crosses the rising UVLO threshold, it takes 100  $\mu$ s to read the first MODE setting and approximately 100  $\mu$ s from there to finish the last MODE setting. The output voltage starts ramping after the MODE setting reading is completed.



Figure 7-2. Power-Up Sequence

#### 7.3.5 Soft Start and Pre-biased Soft Start

The TPS56C215 has an adjustable soft start time that can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current ( $I_{SS}$ ) begins charging the external capacitor ( $C_{SS}$ ) connected between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time ( $T_{SS}$ ) is shown in Equation 3:

$$T_{SS(S)} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$
(3)

where

-  $V_{REF}$  is 0.6 V and  $I_{SS}$  is 6  $\mu A$ 

If the output capacitor is pre-biased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

#### 7.3.6 Enable and Adjustable UVLO

The EN pin controls the turnon and turnoff of the device. When EN pin voltage is above the turnon threshold which is around 1.2 V, the device starts switching and when the EN pin voltage falls below the turnoff threshold, which is around 1.1 V, it stops switching. If the user application requires a different turnon ( $V_{START}$ ) and turnoff thresholds ( $V_{STOP}$ ) respectively, the EN pin can be configured as shown in Figure 7-3 by connecting a resistor divider between VIN and EN. The EN pin has a pullup current  $I_{p1}$  that sets the default state of the pin when it is floating. This current increases to  $I_{p2}$  when the EN pin voltage crosses the turnon threshold. The UVLO thresholds can be set by using Equation 4 and Equation 5.



Figure 7-3. Adjustable VIN Undervoltage Lock Out

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{p1} \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_{h}}$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1 I_{p2}}$$
(5)

#### where

- I<sub>p2</sub> = 4.197 μA
- I<sub>p1</sub> = 1.91 μA
- I<sub>h</sub> = 2.287 μA
- V<sub>ENRISING</sub> = 1.225 V
- V<sub>ENFALLING</sub> = 1.104 V

#### 7.3.7 Power Good

The Power Good (PGOOD) pin is an open-drain output. Once the FB pin voltage is between 93% and 107% of the internal reference voltage (V<sub>REF</sub>), the PGOOD is de-asserted and floats after a 200-µs de-glitch time. A pullup resistor of 10 k $\Omega$  is recommended to pull it up to VREG5. The PGOOD pin is pulled low when the FB pin voltage is lower than V<sub>UVP</sub> or greater than V<sub>OVP</sub> threshold, in an event of thermal shutdown, or during the soft-start period

#### 7.3.8 Overcurrent Protection and Undervoltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by input voltage, output voltage, the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current l<sub>OUT</sub>. If the measured drain-to-source voltage of the low-side FET is above the voltage proportional to current limit, the low-side FET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited the output voltage falls below 68% of the target voltage, the UVP comparator detects it and shuts down the device after a wait time of 1 ms, the device restarts after a hiccup time of 7 ms. In this type of valley detect control, the load current is higher than the OCL threshold by one half of the peak-to-peak inductor ripple current. When the overcurrent condition is removed, the output voltage returns to the regulated value. If an OCL condition happens during start-up, then the device enters hiccup-mode immediately without a wait time of 1 ms.

#### 7.3.9 Out-of-Bounds Operation

The device has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault. OOB protection operates as an early no-fault overvoltage protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly toward the setpoint. During the operation, the cycle-by cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

#### 7.3.10 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the internal VREG5 regulator voltage. When the VREG5 voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

#### 7.3.11 Thermal Shutdown

The device monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value ( $T_{SDN}$  typically 160°C), the device shuts off. This is a non-latch protection. During start-up, if the device temperature is higher than 160°C, the device does not start switching and does not load the MODE settings. If the device temp goes higher than  $T_{SDN}$  threshold after start-up, it stops switching with SS reset to ground and an internal discharge switch turns on to quickly discharge the output voltage. The device re-starts switching when the temperature goes below the thermal shutdown threshold but the MODE settings are not re-loaded again.

There is a second higher thermal protection on the device  $T_{SDN VREG5}$  which protects it from overtemperature conditions not caused by the switching of the device itself. This threshold is at typically 170°C. Even under non-switching condition of the device after exceeding  $T_{SDN}$  threshold, if it still continues to heat up the VREG5 output shuts off once temperature goes beyond  $T_{SDN VREG5}$ , thereby shutting down the device completely.

#### 7.3.12 Output Voltage Discharge

The device has a 500- $\Omega$  discharge switch that discharges the output V<sub>OUT</sub> through SW node during any event of fault like output overvoltage, output undervoltage, TSD, if VREG5 voltage below the UVLO and when the EN pin voltage (V<sub>EN</sub>) is below the turnon threshold.

#### 7.4 Device Functional Modes

#### 7.4.1 Light Load Operation

When the MODE pin is selected to operate in FCCM mode, the converter operates in continuous conduction mode (FCCM) during light-load conditions. During FCCM, the switching frequency ( $F_{SW}$ ) is maintained at an almost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load. If the MODE pin is selected to operate in DCM/Eco-mode, the device enters pulse skip mode after the valley of the inductor ripple current crosses zero. The Eco-mode maintains higher efficiency at light load with a lower switching frequency.

#### 7.4.2 Standby Operation

The TPS56C215 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 7  $\mu$ A when in standby condition.

### 8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The schematic of Figure 8-1 shows a typical application for TPS56C215. This design converts an input voltage range of 4.5 V to 17 V down to 1.2 V with a maximum output current of 12 A.

#### 8.2 Typical Application



Figure 8-1. Application Schematic

#### 8.2.1 Design Requirements

Table 8-1. Design Parameters									
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT			
V <sub>OUT</sub>	Output voltage			1.2		V			
I <sub>OUT</sub>	Output current			12		А			
ΔV <sub>OUT</sub>	Transient response	9-A load step		40		mV			
V <sub>IN</sub>	Input voltage		4.5	12	17	V			
V <sub>OUT(ripple)</sub>	Output voltage ripple			20		mV <sub>(P-P)</sub>			
	Start input voltage	Input voltage rising		Internal UVLO		V			
	Stop input voltage	Input voltage falling		Internal UVLO		V			
F <sub>SW</sub>	Switching frequency			1.2		MHz			
Operating Mode				DCM					
T <sub>A</sub>	Ambient temperature			25		°C			

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 External Component Selection

#### 8.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See Equation 6.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right)$$
(6)

#### 8.2.2.1.2 Switching Frequency and MODE Selection

Switching Frequency, current limit, and switching mode (DCM or FCCM) are set by a voltage divider from VREG5 to GND connected to the MODE pin. See Table 7-3 for possible MODE pin configurations. Switching frequency selection is a tradeoff between higher efficiency and smaller system solution size. Lower switching frequency yields higher overall efficiency but relatively bigger external components. Higher switching frequencies cause additional switching losses which impact efficiency and thermal performance. For this design, 1.2 MHz is chosen as the switching frequency, the switching mode is DCM and the output current is 12 A.

#### 8.2.2.1.3 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See Table 8-2 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 7 and Equation 8. It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{\left(I_{OUT}^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^{2}\right)}$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
(8)

During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

#### 8.2.2.1.4 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In DCAP3, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in Table 8-2

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than  $V_{OUT(ripple)}/I_{OUT(ripple)}$ .

V <sub>OUT</sub> (V)	R <sub>LOWER</sub> (kΩ)	R <sub>UPPER</sub> (kΩ)	F <sub>SW</sub> (kHz)	L <sub>OUT</sub> (μΗ)	C <sub>OUT(min)</sub> (μF)	C <sub>OUT(max)</sub> (μF)	C <sub>FF</sub> (pF)
			400	0.68	300	500	-
0.6	10	0	800	0.47	100	500	_
			1200	0.33	88	500	_
			400	1.2	100	500	_
1.2		10	800	0.68	88	500	_
			1200	0.47	88	500	-
			400	2.4	88	500	100–220
3.3		45.3	800	1.5	88	500	100–220
			1200	1.2	88	500	100–220
			400	3.3	88	500	100–220
5.5		82.5	800	2.4	88	500	100–220
			1200	1.5	88	700	100–220

Table 8-2. Recommended Component Values

#### 8.2.2.1.5 Input Capacitor Selection

The minimum input capacitance required is given in Equation 9.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(9)

TI recommends using a high quality X5R or X7R input decoupling capacitors of 40  $\mu$ F on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 10:

$$I_{CIN(ms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}$$
(10)

#### 8.2.3 Application Curves

Figure 8-2 through Figure 8-18 apply to the circuit of Figure 8-1.  $V_{IN}$  = 12 V.  $T_a$  = 25°C unless otherwise specified.







# 9 Power Supply Recommendations

The TPS56C215 is intended to be powered by a well regulated dc voltage. The input voltage range is 3.8 to 17 V. TPS56C215 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56215 circuit, some additional input bulk capacitance is recommended. Typical values are 100  $\mu$ F to 470  $\mu$ F.

# 10 Layout

# **10.1 Layout Guidelines**

- Recommend a four-layer or six-layer PCB for good thermal performance and with maximum ground plane. 3" x 3", four-layer PCB with 2-oz. copper used as example.
- Recommend having equal caps on each side of the IC. Place them right across VIN as close as possible.
- Inner layer 1 will be ground with the PGND to AGND net tie
- Inner layer2 has VIN copper pour that has vias to the top layer VIN. Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance
- Bottom later is GND with the BOOT trace routing.
- Feedback should be referenced to the quite AGND and routed away from the switch node.
- VIN trace must be wide to reduce the trace impedance.

### 10.2 Layout Example

Figure 10-1 shows the recommended top side layout. Component reference designators are the same as the circuit shown in Figure 8-1. Resistor divider for EN is not used in the circuit of Figure 8-1, but are shown in the layout for reference.



Figure 10-1. Top Side Layout

Figure 10-2 shows the recommended layout for the first internal layer. It is comprised of a large PGND plane and a smaller ANGD island. AGND and PGND are connected at a single point to reduce circulating currents.



#### Figure 10-2. Mid Layer 1 Layout

Figure 10-3 shows the recommended layout for the second internal layer. It is comprised of a large PGND plane, a smaller copper fill area to connect the two top side  $V_{IN}$  copper areas and a second  $V_{OUT}$  copper fill area.

•	•
•	•
000 000 0 VIN	000 000
0	0
000 00 •	00 000
OOO OOO PGND PLANE	000 000
VOUT	000 000

Figure 10-3. Mid Layer 2 Layout

Figure 10-4 shows the recommended layout for the bottom layer. It is comprised of a large PGND plane and a trace to connect the BOOT capacitor to the SW node.



Figure 10-4. Bottom Layer Layout

# **11 Device and Documentation Support**

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

The evaluation module for system validation in shown in Figure 11-1.



Figure 11-1. System Validation EVM Board

#### **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

D-CAP3<sup>™</sup>, HotRod<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 12.1 Package Marking



Figure 12-1. Symbolization

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS56C215RNNR	ACTIVE	VQFN-HR	RNN	18	3000	RoHS & Green	Call TI   SN   NIPDAU	Level-2-260C-1 YEAR	-40 to 125	56C215	Samples
TPS56C215RNNT	ACTIVE	VQFN-HR	RNN	18	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	56C215	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

13-Mar-2022

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56C215RNNR	VQFN- HR	RNN	18	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS56C215RNNR	VQFN- HR	RNN	18	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS56C215RNNT	VQFN- HR	RNN	18	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS56C215RNNT	VQFN- HR	RNN	18	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

13-Mar-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56C215RNNR	VQFN-HR	RNN	18	3000	367.0	367.0	38.0
TPS56C215RNNR	VQFN-HR	RNN	18	3000	367.0	367.0	35.0
TPS56C215RNNT	VQFN-HR	RNN	18	250	210.0	185.0	35.0
TPS56C215RNNT	VQFN-HR	RNN	18	250	213.0	191.0	35.0

# **RNN0018A**



# **PACKAGE OUTLINE**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

<sup>1.</sup> All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

# **RNN0018A**

# **EXAMPLE BOARD LAYOUT**

### VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# **RNN0018A**

# **EXAMPLE STENCIL DESIGN**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.