TLV70018-Q1, TLV70012-Q1

SLVSB67C - NOVEMBER 2011 - REVISED JUNE 2017

TLV700xx-Q1 300-mA, Low-I_Q, Low-Dropout Regulator

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B
- 2% Accuracy
- Low I_Q: 35 μA
- Fixed-Output Voltages: 1.2 V and 1.8 V
- High PSRR: 68 dB at 1 kHz
- Stable With Effective Capacitance of 0.1 μF⁽¹⁾
- Thermal Shutdown and Overcurrent Protection
- ⁽¹⁾ See the Input and Output Capacitor Requirements.

2 Applications

- Automotive Head Units
- Camera Sensors and Modules
- Heads-Up Displays (HUD)
- Telematics Control Units

3 Description

The TLV70018-Q1 and TLV70012-Q1 low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. A precision band-gap and error amplifier provides overall 2% accuracy. Low output noise, high power-supply rejection ratio (PSRR), and low-dropout voltage make this series of devices ideal for powering power-sensitive loads. All device versions have thermal shutdown and current limit for detecting fault conditions.

Furthermore, these devices are stable with an effective output capacitance of only 0.1 μ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLV70018-Q1		0.00		
TLV70012-Q1	SOT (5)	2.90 mm × 1.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 4
6	Spe	cifications
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics
	6.6	Typical Characteristics 7
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagrams 11
	7.3	Feature Description 11
	7.4	Device Functional Modes 12
8	Арр	lication and Implementation 13

	8.1	Application Information 13
	8.2	Typical Application 13
9	Pow	er Supply Recommendations14
10	Lay	out 15
	10.1	Layout Guidelines 15
	10.2	Layout Example 15
	10.3	Thermal Considerations 15
	10.4	Power Dissipation 15
11	Dev	ice and Documentation Support 17
	11.1	Device Support 17
	11.2	Documentation Support 17
	11.3	Related Links 17
	11.4	Receiving Notification of Documentation Updates 17
	11.5	Community Resources 17
	11.6	Trademarks 17
	11.7	Electrostatic Discharge Caution 17
	11.8	Glossary 17
12	Mec	hanical, Packaging, and Orderable
	Info	rmation 18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2016) to Revision C

Cł	nanges from Revision B (January 2016) to Revision C	Page
•	Changed Fixed-Output Voltage Features bullet from Fixed-Output Voltage Combinations Possible from 1.2 V to 4.8 V to Fixed-Output Voltages: 1.2 V and 1.8 V	
•	Changed Applications section	1
•	Changed first paragraph of <i>Description</i> section: changed <i>TLV700xx-Q1</i> series to <i>TLV70018-Q1</i> and <i>TLV70012-Q1</i> , deleted second sentence, changed a wide selection of battery-operated handheld equipment to powering power-sensitive loads, and changed safety to detecting fault conditions	1
•	Deleted Fixed-Voltage Version from Typical Application title	1
•	Changed Input voltage parameter: changed symbol from V_1 to V_{1N} , moved EN and OUT rows to standalone parameters	5
•	Changed maximum specification of Output voltage parameter from 5.5 V to 1.8 V	5
•	Added I _{OUT} symbol to Current output parameter	5
•	Deleted TLV70018-Q1 column from Thermal Information table	5
•	Added TLV70018-Q1 to TLV70012-Q1 column in <i>Thermal Information</i> table; all thermal values for TLV70018-Q1 changed to the TLV70012-Q1 thermal values	5
•	Changed V _{OUT(TYP)} to V _{OUT(NOM)} in conditions statement of <i>Electrical Characteristics</i> table	<mark>6</mark>
•	Changed symbols for <i>Line regulation</i> , <i>Load regulation</i> , and <i>Output noise voltage</i> parameters from $\Delta V_O/\Delta V_{IN}$ to $\Delta V_{OUT}/\Delta V_{IN}$, $\Delta V_O/\Delta I_{OUT}$ to $\Delta V_{OUT}/\Delta I_{OUT}$, and V_N to V_n (respectively) in <i>Electrical Characteristics</i> table	6
•	Changed V _{OUT(TYP)} to V _{OUT(NOM)} in <i>Typical Characteristics</i> conditions statement	7
•	Deleted Dropout Voltage vs Input Voltage and Dropout Voltage vs Output Current curves	
•	Changed TLV700xx-Q1 to TLV70018-Q1 and TLV70012-Q1 in Overview section	11
•	Added TLV70012-Q1 to sub-sections of Feature Description and Device Functional Modes sections	11
•	Changed 160°C to 165°C, 140°C to 145°C, and 35°C to 40°C in Thermal Shutdown section	12
•	Changed Application Information section: changed first two sentences, deleted second paragraph	13
•	Changed Example Value column values for 2nd and 3rd rows in Design Parameters table	13
,	Added TLV70012-Q1 to Input and Output Capacitor Requirements section	14
•	Deleted first and last paragraphs from Thermal Considerations section	15

2	Submit Documentation Feedback	Copyright © 2011–2017, Texas Instruments Incorporated

Revision History (continued)

	Deleted second sentence from second paragraph of <i>Power Dissipation</i> section Added TLV70012-Q1 to <i>Power Dissipation</i> section	
Cł	nanges from Revision A (March 2012) to Revision B	age

•	Added ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Detailed
	Description section, Application and Implementation section, Application and Implementation section, Layout
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1
•	Deleted the Dissipation Ratings table

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION				
NO.	NAME	DESCRIPTION				
1	IN	Input pin. A small $1-\mu F$ ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. ⁽¹⁾				
2	GND	Ground pin				
3	EN Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 μA, nominal.					
4	NC	o connection. This pin can be tied to ground to improve thermal dissipation.				
5	OUT	Regulated output voltage pin. A small 1-µF ceramic capacitor is needed from this pin to ground to assure stability. ⁽¹⁾				

(1) See Input and Output Capacitor Requirements section for more details.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
	IN	-0.3	6.0	V
Voltage ⁽²⁾	IN -0.3 6.0 EN -0.3 6.0 OUT -0.3 6.0 OUT -0.3 6.0 OUT Internally Limited irration Indefinite ion, T_J -55 150	6.0	V	
-	OUT	-0.3	6.0	V
Current (source)	OUT	Internal	y Limited	
Output short-circuit duration		Inde	efinite	
Operating virtual junction, T _J		-55	150	°C
Storage temperature, T _{stg}	EN OUT nt (source) OUT t short-circuit duration tting virtual junction, T _J			°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	2000	V	
	V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range, unless otherwise noted.

			MIN	MAX	UNIT
V _{IN}	Input voltage	IN	2	5.5	V
V _{EN}	Enable voltage	EN	0	5.5	V
V _{OUT}	Output voltage	OUT	0	1.8	V
I _{OUT}	Current output		0	300	mA
TJ	Operating junction temperature		-40	150	°C

6.4 Thermal Information

		TLV70018-Q1, TLV70012-Q1	
	THERMAL METRIC ⁽¹⁾	DDC (SOT)	UNIT
		5 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	262.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	81.6	°C/W
ΨJT	Junction-to-top characterization parameter	1.1	°C/W
Ψјв	Junction-to-board characterization parameter	80.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	NA	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SLVSB67C - NOVEMBER 2011 - REVISED JUNE 2017

6.5 Electrical Characteristics

At $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = 0.9$ V, $C_{OUT} = 1.0$ μ F, and $T_A = -40^{\circ}$ C to 125°C, unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		2		5.5	V
V _{OUT}	DC output accuracy	$-40^{\circ}C \le T_A \le 125^{\circ}C$	-2%	0.5%	2%	
$\Delta V_{OUT} / \Delta V_{IN}$	Line regulation	$V_{OUT(NOM)}$ + 0.5 V ≤ V_{IN} ≤ 5.5 V, I_{OUT} = 10 mA		1	5	mV
A)/ /A1	Lood regulation	0 mA ≤ I _{OUT} ≤ 300 mA, TLV70018-Q1		1	15	m)/
$\Delta V_{OUT} / \Delta I_{OUT}$	Load regulation	0 mA ≤ I _{OUT} ≤ 300 mA, TLV70012-Q1		1	20	mV
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	320	500	860	mA
	Cround his ourrest	I _{OUT} = 0 mA		35	55	μA
I _{GND}	Ground pin current	$I_{OUT} = 300 \text{ mA}, V_{IN} = V_{OUT} + 0.5 \text{ V}$		370		μA
I _{SHDN}	Ground pin current (shutdown)	$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2.0 \text{ V}$		400		nA
		$V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		1	2	μA
		$V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4.5 \text{ V}, T_A = 85^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		1	2.5	μA
PSRR	Power-supply rejection ratio	V_{IN} = 2.3 V, V_{OUT} = 1.8 V, I_{OUT} = 10 mA, f = 1 kHz		68		dB
V _n	Output noise voltage	BW = 100 Hz to 100 kHz, $V_{\rm IN}$ = 2.3 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA		48		μV_{RMS}
t _{STR}	Startup time ⁽¹⁾	$C_{OUT} = 1.0 \ \mu\text{F}, \ I_{OUT} = 300 \ \text{mA}$		100		μS
V _{EN(HI)}	Enable pin high (enabled)		0.9		V _{IN}	V
V _{EN(LO)}	Enable pin low (disabled)		0		0.4	V
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 5.5 V$		0.04		μA
UVLO	Undervoltage lockout	V _{IN} rising		1.9		V
-		Shutdown, temperature increasing		165		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		145		°C
T _A	Operating temperature		-40		125	°C

(1) Startup time = time from EN assertion to $0.98 \times V_{OUT(NOM)}$.

6.6 Typical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.



TLV70018-Q1, TLV70012-Q1

SLVSB67C - NOVEMBER 2011 - REVISED JUNE 2017

Typical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.



Typical Characteristics (continued)





TLV70018-Q1, TLV70012-Q1

SLVSB67C - NOVEMBER 2011 - REVISED JUNE 2017

Typical Characteristics (continued)

Over operating temperature range (T_J = -40° C to 125°C), V_{IN} = V_{OUT(NOM)} + 0.5 V or 2 V, whichever is greater; I_{OUT} = 10 mA, V_{EN} = V_{IN}, C_{OUT} = 1.0 μ F, unless otherwise noted. Typical values are at T_J = 25°C.



7 Detailed Description

7.1 Overview

The TLV70018-Q1 and TLV70012-Q1 low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision bandgap and error amplifier provides overall 2% accuracy together with low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage.

7.2 Functional Block Diagrams



7.3 Feature Description

7.3.1 Internal Current Limit

The TLV70018-Q1 and TLV70012-Q1 internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates ($V_{IN} - V_{OUT}$) × I_{LIMIT} until thermal shutdown is triggered and the device turns off. As the device cools, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Considerations* section for more details.

The PMOS pass element in the TLV70018-Q1 and TLV70012-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

7.3.2 Dropout Voltage

The TLV70018-Q1 and TLV70012-Q1 use a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. Figure 11 illustrates this effect.

Feature Description (continued)

7.3.3 Undervoltage Lockout (UVLO)

The TLV70018-Q1 and TLV70012-Q1 use an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly.

7.3.4 Thermal Shutdown

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 40°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TLV70018-Q1 and TLV70012-Q1 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV70018-Q1 or TLV70012-Q1 into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Shutdown

The enable pin (EN) is active high. The device is enabled when voltage at EN pin goes above 0.9 V. This relatively lower value of voltage required to turn the LDO on can be exploited to power the LDO with a GPIO of recent processors whose GPIO Logic 1 voltage level is lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.

7.4.2 Operation with V_{IN} Less than 2 V

The TLV70018-Q1 and TLV70012-Q1 devices operate with input voltages above 2 V. The typical UVLO voltage is 1.9 V and the device operates at an input voltage above 2 V. When input voltage falls below UVLO voltage, the device will shutdown.

7.4.3 Operation with V_{IN} Greater than 2 V

When V_{IN} is greater than 2 V, if input voltage is higher than desired output voltage plus dropout voltage, the output voltage is equal to the desired value. Otherwise, output voltage will be V_{IN} minus dropout voltage.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV70018-Q1 and TLV70012-Q1 consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ($V_{IN} - V_{OUT}$) headroom, make this family of devices ideal for portable RF applications. This family of regulators offers current limit and thermal protection, and is specified from -40°C to 125°C.

8.2 Typical Application



Figure 21. Simplified Schematic

8.2.1 Design Requirements

For this design example use, the parameters listed in Table 1 as the input parameters.

Table 1	l. Design	Parameters
---------	-----------	------------

PARAMETER	EXAMPLE VALUE				
Input voltage range	2 V to 5.5 V				
Output voltage	1.2 V, 1.8 V				
Output current rating	300 mA				
Effective output capacitor range	>0.1 µF				
Maximum output capacitor ESR range	<200 mΩ				

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV70018-Q1 and TLV70012-Q1 are designed to be stable with an *effective capacitance* of 0.1 μ F or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 μ F. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature derating into consideration. In addition to allowing the use of lower-cost dielectrics, this capability of being stable with 0.1- μ F effective capacitance also enables the use of smaller-footprint capacitors that have higher derating in size- and space-constrained applications.

NOTE

Using a $0.1-\mu$ F rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1μ F. Maximum ESR should be less than 200 m Ω .

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1.0-\mu$ F, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω , a $0.1-\mu$ F input capacitor may be necessary to ensure stability.

8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot or undershoot magnitude but increases the duration of the transient response.

8.2.3 Application Curve



9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 2 V and 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device, TI recommends adding a capacitor with a value of 0.1 μ F and a ceramic bypass capacitor at the input.

10 Layout

10.1 Layout Guidelines

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, the board is recommended to be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance.

10.2 Layout Example



Figure 23. TLV700xx Layout Example

10.3 Thermal Considerations

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum.

To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.

Thermal performance data for TLV70018-Q1 and TLV70012-Q1 were gathered using the TLV700 evaluation module (EVM), a 2-layer board with two ounces of copper per side. Corresponding thermal performance data are given in *Thermal Information*. Note that this board has provision for soldering not only the SOT23-5 package on the bottom layer, but also the SC-70 package on the top layer. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power Dissipation (continued)

10.4.1 Thermal Calculations

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1.

 $P_{D} = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{Q} \times V_{IN}$

where

- P_D is continuous power dissipation
- I_{OUT} is output current
- V_{IN} is input voltage
- V_{OUT} is output voltage

Since $I_Q \ll I_{OUT}$, the term $I_Q \times V_{IN}$ is always ignored.

For a device under operation at a given ambient air temperature (T_A), use Equation 2 to calculate the junction temperature (T_J).

$$\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{A}} + (\mathbf{R}_{\theta \mathsf{J} \mathsf{A}} \times \mathbf{P}_{\mathsf{D}})$$

where

$$Z_{\theta JA}$$
 is the junction-to-ambient air temperature thermal impedance (2)

(1)

Use Equation 3 to calculate the rise in junction temperature due to power dissipation.

$$\Delta \mathsf{T} = \mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}} = (\mathsf{R}_{\theta \mathsf{J}\mathsf{A}} \times \mathsf{P}_{\mathsf{D}}) \tag{3}$$

For a given maximum junction temperature ($T_{J(MAX)}$, use Equation 4 to calculate the maximum ambient air temperature ($T_{A(MAX)}$ at which the device can operate.

$$\mathsf{T}_{\mathsf{A}\max} = \mathsf{T}_{\mathsf{J}\max} - (\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}} \times \mathsf{P}_{\mathsf{D}}) \tag{4}$$

11 Device and Documentation Support

11.1 Device Support

11.1.1 Package Mounting

Solder pad footprint recommendations for the TLV70018-Q1 are available from the Texas Instruments web site at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

TLV700 evaluation module

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
TLV70018-Q1	Click here	Click here	Click here	Click here	Click here						
TLV70012-Q1	Click here	Click here	Click here	Click here	Click here						

Table 2. Related Links

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV70012QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDO	Samples
TLV70018QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAL	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

5-Jan-2021

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70012QDDCRQ1	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70018QDDCRQ1	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

5-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70012QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70018QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).