# TLVx170 36-V, Single-Supply, EMI-Hardened, Low-Power Operational Amplifiers for Cost-Sensitive Systems

#### 1 Features

- Supply Range: 2.7 V to 36 V, ±1.35 V to ±18 V
- Low Noise: 22 nV/√Hz
- EMI-Hardened with RFI-Filtered Inputs
- Input Range Includes the Negative Supply
- Unity-Gain Stable: 200-pF Capacitive Load
- Rail-to-Rail Output
- Gain Bandwidth: 1.2 MHz
- Low Quiescent Current: 125 µA per Amplifier
- High Common-Mode Rejection: 110 dB
- Low Bias Current: 10 pA (typical)

#### 2 Applications

- Currency Counters
- AC-DC Converters
- Tracking Amplifiers in Power Modules
- Server Power Supplies
- Inverters
- Test Equipment
- Battery-Powered Instruments
- Transducer Amplifiers
- Line Drivers or Line Receivers

#### Smallest Packaging for 36-V Operational Amplifiers

Package Footprint Comparison (to Scale)



#### 3 Description

The TLVx170 family of electromagnetic interference (EMI)-hardened, 36-V, single-supply, low-noise operational amplifiers (op amps) have a THD+N of 0.0002% at 1 kHz and can operate on supplies that range from 2.7 V ( $\pm$ 1.35 V) to 36 V ( $\pm$ 18V). These features, along with low noise and very high power-supply rejection ratio (PSRR), make the single-channel TLV170, dual-channel TLV2170, and quad-channel TLV4170 suitable for use in microvolt-level signal amplification. The TLVx170 family of devices also gives good offset, drift, and bandwidth with low quiescent current.

Unlike most op amps that are specified at only one supply voltage, the TLVx170 family of op amps is specified from 2.7 V to 36 V with the ability to swing input signals beyond the supply rails without phase reversal. The TLVx170 family is also unity-gain stable with a 200-pF capacitive load with a 1.2-MHz bandwidth and a 0.4-V/ $\mu$ s slew rate for use in current-to-voltage converters.

The device inputs can operate 100 mV below the negative rail and within 2 V of the positive rail for normal operation, and with full rail-to-rail input with reduced performance. The TLVx170 devices are specified from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TLV170	SOIC (8)	4.90 mm × 3.91 mm			
ILVI70	SOT-23 (5)	2.90 mm × 1.60 mm			
TLV2170	SOIC (8)	4.90 mm × 3.91 mm			
12/21/0	VSSOP (8)	3.00 mm × 3.00 mm			
TLV4170	SOIC (14)	8.65 mm × 3.91 mm			
1204170	TSSOP (14)	5.00 mm × 4.40 mm			

#### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Table of Contents**

1	Feat	tures 1						
2	Applications 1							
3		Description 1						
4		ision History2						
5	Pin	Configuration and Functions 4						
6	Spe	cifications7						
	6.1	Absolute Maximum Ratings 7						
	6.2	ESD Ratings7						
	6.3	Recommended Operating Conditions7						
	6.4	Thermal Information: TLV1708						
	6.5	Thermal Information: TLV21708						
	6.6	Thermal Information: TLV41708						
	6.7	Electrical Characteristics9						
	6.8	Typical Characteristics: Table of Graphs 10						
	6.9	Typical Characteristics 11						
7	Deta	ailed Description						
	7.1	Overview						
	7.2	Functional Block Diagram 16						
	7.3	Feature Description 17						

	7.4	Device Functional Modes 20
8	App	lication and Implementation21
	8.1	Application Information
	8.2	Typical Application 21
9	Pow	er Supply Recommendations 23
10	Lay	out
	10.1	Layout Guidelines 23
	10.2	Layout Example 24
11	Dev	ice and Documentation Support 25
	11.1	Device Support
	11.2	Documentation Support 26
	11.3	Related Links 26
	11.4	Receiving Notification of Documentation Updates 26
	11.5	Community Resources 26
	11.6	Trademarks 26
	11.7	Electrostatic Discharge Caution 26
	11.8	Glossary 26
12		hanical, Packaging, and Orderable
	Info	mation

# 4 Revision History

Changes from Original (November 2016) to Revision A				
•	Updated the Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application figure	18		

### TLV170, TLV2170, TLV4170 SBOS782A-NOVEMBER 2016-REVISED MAY 2018

			PACKAG	GE-LEAD		
PART NUMBER	NO OF CHANNELS	SOT23-5	D	VSSOP ( <i>micro</i> size)	TSSOP	
TLV170	1	5	8	—	—	
TLV2170	2	_	8	8	—	
TLV4170	4	_	14	—	14	

### Table 1. Device Comparison

### 5 Pin Configuration and Functions





#### Pin Functions: TLV170

PIN					
	TLV170		I/O	DESCRIPTION	
NAME	SOT-23	D			
-IN	4	2	I Negative (inverting) input		
+IN	3	3	I	Positive (noninverting) input	
NC <sup>(1)</sup>	) — 1, 5, 8		—	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V–	2	4	—	Negative (lowest) power supply	
V+	5	7	_	Positive (highest) power supply	

(1) NC indicates no internal connection.



#### Pin Functions: TLV2170

PIN				
	TL	V2170	<b>I</b> /O	DESCRIPTION
NAME	SOIC VSSOP (micro size)			
–IN A	2	2	Ι	Inverting input, channel A
–IN B	6	6	Ι	Inverting input, channel B
+IN A	3	3	Ι	Noninverting input, channel A
+IN B	5	5	Ι	Noninverting input, channel B
OUT A	1	1	0	Output, channel A
OUT B	7	7	0	Output, channel B
V–	4	4	_	Negative (lowest) power supply
V+	8	8	—	Positive (highest) power supply

#### TLV170, TLV2170, TLV4170 SBOS782A – NOVEMBER 2016 – REVISED MAY 2018



#### Pin Functions: TLV4170

PIN		1/0	DESCRIPTION		
NAME	SOIC	TSSOP	1/0	DESCRIPTION	
–IN A	2	2	I	Inverting input, channel A	
–IN B	6	6	I	Inverting input, channel B	
–IN C	9	9	I	Inverting input, channel C	
–IN D	13	13	I	Inverting input, channel D	
+IN A	3	3	I	Noninverting input, channel A	
+IN B	5	5	I	Noninverting input, channel B	
+IN C	10	10	I	Noninverting input, channel C	
+IN D	12	12	I	Noninverting input, channel D	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	8	0	Output, channel C	
OUT D	14	14	0	Output, channel D	
V–	11	11	_	Negative (lowest) power supply	
V+	4	4		Positive (highest) power supply	

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage, [(V+) – (V-)]		40	
Voltage	Single-supply voltage		40	V
	Signal input pin	(V-) - 0.5	(V+) + 0.5	
Current	Signal input pin	-10	10	mA
Current	Output short-circuit <sup>(2)</sup>	Cont	inuous	
	Operating, T <sub>A</sub>	-55	150	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

#### 6.2 ESD Ratings

				VALUE	UNIT
,	,	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
ľ	(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$	2.7	36	V
T <sub>A</sub>	Specified temperature	-40	125	°C
T <sub>A</sub>	Operating temperature	-55	150	°C

### TLV170, TLV2170, TLV4170

SBOS782A-NOVEMBER 2016-REVISED MAY 2018

#### 6.4 Thermal Information: TLV170

		TL		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	149.5	245.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.9	133.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.7	83.6	°C/W
ΨJT	Junction-to-top characterization parameter	35.5	18.2	°C/W
Ψјв	Junction-to-board characterization parameter	89.5	83.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Thermal Information: TLV2170

		TLV		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.3	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.1	55	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	130	°C/W
ΨJT	Junction-to-top characterization parameter	18.2	5.3	°C/W
Ψјв	Junction-to-board characterization parameter	53.8	120	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.6 Thermal Information: TLV4170

		TLV	TLV4170				
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT			
		14 PINS	14 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W			
$R_{\thetaJC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W			
$R_{\thetaJB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W			
ΨJT	Junction-to-top characterization parameter	13.5	0.6	°C/W			
Ψјв	Junction-to-board characterization parameter	42.2	54.3	°C/W			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	°C/W			

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.7 Electrical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT		
OFFSET	/OLTAGE						
		$T_A = 25^{\circ}C$		0.5 ±2.5			
Vos	Input offset voltage	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±2.7	mV		
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±2	µV/°C		
PSRR	Power-supply rejection ratio	$V_{\rm S} = 4 \text{ V to } 36 \text{ V}, T_{\rm A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	90	105	dB		
	Channel separation, dc			5	μV/V		
INPUT BI	AS CURRENT						
		T <sub>A</sub> = 25°C		±10	pА		
I <sub>B</sub>	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±1	nA		
		$T_A = 25^{\circ}C$		±10			
l <sub>os</sub>	Input offset current	$T_A = -40^{\circ}C$ to $+125^{\circ}C$		±50	рА		
NOISE					4		
	Input voltage noise	f = 0.1 Hz to 10 Hz		2	μV <sub>PP</sub>		
		f = 100 Hz		27	nV/√Hz		
en	Input voltage noise density	f = 1 kHz		22			
INPUT VC	DLTAGE				1		
V <sub>CM</sub>	Common-mode voltage range <sup>(1)</sup>		(V–) – 0.1	(V+) – 2	V		
		$V_{S} = \pm 2 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		100			
CMRR	Common-mode rejection ratio		95	110	- dB		
INPUT IM	PEDANCE						
	Differential			100    3	MΩ    pF		
	Common-mode			6    3	10 <sup>12</sup> Ω    pF		
OPEN-LO	OP GAIN						
A <sub>OL</sub>	Open-loop voltage gain	$V_{S} = 36 V,$ (V-) + 0.35 V < V <sub>0</sub> < (V+) - 0.35 V, $T_{A} = -40^{\circ}C$ to +125°C	94	130	dB		
FREQUE	ICY RESPONSE						
GBP	Gain bandwidth product			1.2	MHz		
SR	Slew rate	G = +1		0.4	V/µs		
		To 0.1%, V <sub>S</sub> = ±18 V, G = +1, 10-V step		20			
ts	Settling time	To 0.01% (12-bit), V <sub>S</sub> = ±18 V, G = +1, 10-V step		28	μs		
THD+N	Total harmonic distortion + noise	G = +1, f = 1 kHz, V <sub>O</sub> = 3 V <sub>RMS</sub>		0.0002%			
OUTPUT							
		$V_{S} = \pm 18 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega; \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	(V–) + 0.2	(V+) − 0.3			
Vo	Voltage output swing from rail	$R_L$ = 10 kΩ, $A_{OL}$ ≥ 94 dB, $T_A$ = −40°C to +125°C	(V–) + 0.35	(V+) – 0.35	V		
I <sub>SC</sub>	Short-circuit current		-20	17	mA		
C <sub>LOAD</sub>	Capacitive load drive			aracteristics: Table of Graphs	pF		
R <sub>O</sub>	Open-loop output resistance	f = 1 MHz, I <sub>O</sub> = 0 A		900	Ω		
POWER S	SUPPLY				1		
Vs	Specified voltage range		2.7	36	V		
lq	Quiescent current per amplifier	$I_{O} = 0$ A, $T_{A} = -40^{\circ}$ C to +125°C		125 175			

(1) The input range can be extended beyond (V+) – 2 V up to V+. See the *Typical Characteristics: Table of Graphs* and *Application and Implementation* sections for additional information.

#### 6.8 Typical Characteristics: Table of Graphs

at V\_{S} = ±18 V, V\_{CM} = V\_S / 2, R<sub>LOAD</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2, and C<sub>L</sub> = 100 pF (unless otherwise noted)

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage vs Common-Mode Voltage	Figure 2
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 3
Input Bias Current vs Temperature	Figure 4
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 5
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 6
0.1-Hz to 10-Hz Noise	Figure 7
Input Voltage Noise Spectral Density vs Frequency	Figure 8
Quiescent Current vs Supply Voltage	Figure 9
Open-Loop Gain and Phase vs Frequency	Figure 10
Closed-Loop Gain vs Frequency	Figure 11
Open-Loop Gain vs Temperature	Figure 12
Open-Loop Output Impedance vs Frequency	Figure 13
Small-Signal Overshoot vs Capacitive Load	Figure 14, Figure 15
No Phase Reversal	Figure 16
Small-Signal Step Response (100 mV)	Figure 17, Figure 18
Large-Signal Step Response	Figure 19, Figure 20
Large-Signal Settling Time	Figure 21, Figure 22
Short-Circuit Current vs Temperature	Figure 23
Maximum Output Voltage vs Frequency	Figure 24
EMIRR IN+ vs Frequency	Figure 25

#### www.ti.com

#### 6.9 Typical Characteristics



#### TLV170, TLV2170, TLV4170 SBOS782A – NOVEMBER 2016 – REVISED MAY 2018

#### **Typical Characteristics (continued)**







### TLV170, TLV2170, TLV4170

SBOS782A-NOVEMBER 2016-REVISED MAY 2018

#### **Typical Characteristics (continued)**



### **Typical Characteristics (continued)**



### 7 Detailed Description

#### 7.1 Overview

The TLVx170 family of op amps provides high overall performance, making the devices ideal for many general-purpose applications. The excellent offset drift of only 2  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the family offers very good overall performance with high CMRR, PSRR, and A<sub>OL</sub>.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Operating Characteristics

The TLVx170 family of amplifiers is specified for operation from 2.7 V to 36 V ( $\pm$ 1.35 V to  $\pm$ 18 V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics: Table of Graphs* section.

#### 7.3.2 Phase-Reversal Protection

The TLVx170 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the TLVx170 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 26.



Figure 26. No Phase Reversal

#### 7.3.3 Electrical Overstress

Designers often ask questions about the capability of an op amp to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits for protection from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. Figure 27 illustrates the ESD circuits contained in the TLVx170 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the op amp. This protection circuitry is intended to remain inactive during normal circuit operation.

#### **Feature Description (continued)**



Figure 27. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, highcurrent pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the op amp core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLVx170 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the op amp connects into a circuit, as shown in Figure 27, the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 27 shows a specific example where the input voltage ( $V_{IN}$ ) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, then one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the op amp and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the op amp absolute maximum ratings.

#### Feature Description (continued)

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V–) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the op amp current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see Figure 27. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The TLVx170 input pins are protected from excessive differential voltage with back-to-back diodes; see Figure 27. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the TLVx170. Figure 27 illustrates an example configuration that implements a current-limiting feedback resistor.

#### 7.3.4 Capacitive Load and Stability

The dynamic characteristics of the TLVx170 are optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 28 and Figure 29 show graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, see the *Feedback Plots Define Op Amp AC Performance* application report for details of analysis techniques and application circuits.



#### 7.4 Device Functional Modes

#### 7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the TLVx170 family extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in Table 3.

	•			
PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	(V+) – 2		(V+) + 0.1	V
Offset voltage		7		mV
Offset voltage vs temperature		12		μV/°C
Common-mode rejection ratio		65		dB
Open-loop gain		60		dB
Gain-bandwidth product		0.3		MHz
Slew rate		0.3		V/µs

Table 3. Typical Performance for Common-Mode Voltages Within 2 V of the Positive Supply

#### 7.4.2 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage, either resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLVx170 is approximately 2  $\mu$ s.

#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TLVx170 family of op amps provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Follow the additional recommendations in the *Layout Guidelines* section in order to achieve the maximum performance from this device. Many applications can introduce capacitive loading to the output of the amplifier (potentially causing instability). One method of stabilizing the amplifier in such applications is to add an isolation resistor between the amplifier output and the capacitive load. The design process for selecting this resistor is given in the *Typical Application* section.

#### 8.2 Typical Application

This circuit can be used to drive capacitive loads (such as cable shields, reference buffers, MOSFET gates, and diodes). The circuit uses an isolation resistor ( $R_{ISO}$ ) to stabilize the output of an op amp.  $R_{ISO}$  modifies the open-loop gain of the system to ensure the circuit has sufficient phase margin.



Copyright © 2016, Texas Instruments Incorporated

#### Figure 30. Unity-Gain Buffer With R<sub>ISO</sub> Stability Compensation

#### 8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF
- Phase margin: 45° and 60°

#### 8.2.2 Detailed Design Procedure

Figure 30 shows a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 30. Not shown in Figure 30 is the open-loop output resistance of the op amp,  $R_0$ .

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function in Equation 1 has a pole and a zero. The frequency of the pole ( $f_p$ ) is determined by ( $R_o + R_{ISO}$ ) and  $C_{LOAD}$ . Components  $R_{ISO}$  and  $C_{LOAD}$  determine the frequency of the zero ( $f_z$ ). A stable system is obtained by selecting  $R_{ISO}$  such that the rate of closure (ROC) between the open-loop gain ( $A_{OL}$ ) and  $1/\beta$  is 20 dB per decade; see Figure 31. The  $1/\beta$  curve for a unity-gain buffer is 0 dB.

#### **Typical Application (continued)**



Figure 31. TIPD128 Unity-Gain Amplifier With R<sub>ISO</sub> Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of  $R_o$ . In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 4 shows the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the TLV170, see the *Capacitive Load Drive Solution Using an Isolation Resistor* precision design.

Table 4. Phase Margin	versus Overshoot and AC Gain
-	Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

#### 8.2.3 Application Curve

Using the described methodology, the values of  $R_{ISO}$  that yield phase margins of 45° and 60° for various capacitive loads were determined. The results are shown in Figure 32.



Figure 32. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

#### 9 Power Supply Recommendations

The TLVx170 is specified for operation from 2.7 V to 36 V ( $\pm$ 1.35 V to  $\pm$ 18 V); many specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics: Table of Graphs* section.

#### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place  $0.1-\mu F$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

#### 10 Layout

#### 10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 34, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

#### **10.2 Layout Example**



Figure 33. Schematic Representation



Figure 34. Op Amp Board Layout for a Noninverting Configuration

#### **11** Device and Documentation Support

#### **11.1 Device Support**

#### 11.1.1 Development Support

#### 11.1.1.1 TINA-TI™ (Free Software Download)

TINA-TI<sup>™</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI<sup>™</sup> is a free, fully-functional version of the TINA-TI<sup>™</sup> software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI<sup>™</sup> provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI<sup>™</sup> offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft<sup>™</sup>) or the TINA-TI<sup>™</sup> software be installed. Download the free TINA-TI<sup>™</sup> software from the TINA-TI<sup>™</sup> folder.

#### 11.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface-mount devices. The evaluation tool uses these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT23-6, SOT23-5, and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP adapter EVM can also be used with terminal strips or can be wired directly to existing circuits.

#### 11.1.1.3 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of device package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, VSSOP, TSSOP, and SOT23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own devices. TI recommends requesting several op amp device samples when ordering the universal op amp EVM.

#### 11.1.1.4 TI Precision Designs

TI precision designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, a complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI precision designs are available online at www.ti.com/ww/en/analog/precision-designs/.

#### 11.1.1.5 WEBENCH<sup>®</sup> Filter Designer

The WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter designs using a selection of TI op amps and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® design center, the WEBENCH® filter designer allows complete multistage active filter solutions to be designed, optimized, and simulated within minutes.

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

Feedback Plots Define Op Amp AC Performance (SBOA015)

#### 11.3 Related Links

Table 5 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV170	Click here	Click here	Click here	Click here	Click here
TLV2170	Click here	Click here	Click here	Click here	Click here
TLV4170	Click here	Click here	Click here	Click here	Click here

Table 5. Related Links

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. DesignSoft is a trademark of DesignSoft, Inc.

#### 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV170IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14QT	Samples
TLV170IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14QT	Samples
TLV170IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV170	Samples
TLV2170IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	14NV	Samples
TLV2170IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	14NV	Samples
TLV2170IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170	Samples
TLV4170ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170	Samples
TLV4170IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170	Samples
TLV4170IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

### PACKAGE OPTION ADDENDUM

4-Aug-2022

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

10-Aug-2022

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV170IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV170IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV170IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2170IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4170IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV4170IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

10-Aug-2022



All ultrensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV170IDBVR	SOT-23	DBV	5	3000	223.0	270.0	35.0
TLV170IDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
TLV170IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV2170IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV2170IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV2170IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV2170IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV2170IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV4170IDR	SOIC	D	14	2500	356.0	356.0	35.0
TLV4170IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

# PACKAGE MATERIALS INFORMATION

10-Aug-2022



- B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV4170ID	D	SOIC	14	50	506.6	8	3940	4.32

### TUBE

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



Α. All linear dimensions are in millimeters.

Β. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

# DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>9.</sup> Board assembly site may have different recommendations for stencil design.

# **DBV0005A**



# **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# **DBV0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.