- Trimmed Offset Voltage: TLC27L7 . . . 500 μV Max at 25°C, V_{DD} = 5 V
- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range: 0°C to 70°C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Ultra-Low Power . . . Typically 95 μ W at 25°C, V_{DD} = 5 V
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up immunity

description

The TLC27L2 and TLC27L7 dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, extremely low power, and high gain.

			PACKA	GE	
Тд	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	500 μV 2 mV 5 mV 10 mV	TLC27L7CD TLC27L2BCD TLC27L2ACD TLC27L2CD	_		TLC27L7CP TLC27L2BCP TLC27L2ACP TLC27L2CP
-40°C to 85°C	500 μV 2 mV 5 mV 10 mV	TLC27L7ID TLC27L2BID TLC27L2AID TLC27L2ID	_	-	TLC27L7IP TLC27L2BIP TLC27L2AIP TLC27L2IP
-55°C to 125°C	500 μV 10 mV	TLC27L7MD TLC27L2MD TLC27L2MDRG4	TLC27L7MFK TLC27L2MFK	TLC27L7MJG TLC27L2MJG	TLC27L7MP TLC27L2MP

AVAILABLE OPTIONS

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L7CDR).



NC - No internal connection

DISTRIBUTION OF TLC27L7 INPUT OFFSET VOLTAGE



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

description (continued)

These devices use Texas Instruments silicon-gate LinCMOS[™] technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and low power consumption make these cost-effective devices ideal for high gain, low frequency, low power applications. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27L2 (10 mV) to the high-precision TLC27L7 (500 μ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available in LinCMOS[™] operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L2 and TLC27L7. The devices also exhibit low voltage single-supply operation and ultra-low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up.

The TLC27L2 and TLC27L7 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-Suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.



equivalent schematic (each amplifier)

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{l} \text{Supply voltage, V}_{\text{DD}} \text{ (see Note 1)} \\ \text{Differential input voltage (see Note 2)} \\ \text{Input voltage range, V}_{\text{I}} \text{ (any input)} \\ \text{Input current, I}_{\text{I}} \\ \text{Output current, I}_{O} \text{ (each output)} \\ \end{array}$	$\begin{array}{c} \pm V_{DD} \\ \hline -0.3 \ V \ to \ V_{DD} \\ \hline \pm 5 \ mA \\ \hline \pm 30 \ mA \end{array}$
Total current into V _{DD}	
Total current out of GND	
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature, T _A : C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Mouffix	
	–55°C to 125°C
Storage temperature range	
	–65°C to 150°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN -.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION	RATING	TABLE	
			1

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	—
FK	1375 mW	11 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8 mW/°C	640 mW	520 mW	_

recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD}		3	16	4	16	4 16		V
	$V_{DD} = 5 V$	-0.2	3.5	-0.2	3.5	0	3.5	N
Common-mode input voltage, VIC	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C

SLOS052D – OCTOBER 1987 – REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т _А †	TL(TL(C27L2C C27L2A C27L2B C27L7C	C C	UNIT
						MIN	TYP	MAX	
		TLC27L2C	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		11027120	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L2AC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	IIIV
VIO	Input offset voltage	TECZTEZAC	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			6.5	
۷IO	input onset voltage	TLC27L2BC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		204	2000	
		TEGZTEZBC	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L7C	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		170	500	μv
		TEOZTETO	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			1500	
ανιο	Average temperature co offset voltage	befficient of input			25°C to 70°C		1.1		μV/°C
l		Nata ()			25°C		0.1	60	
IIO	Input offset current (see	Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	70°C		7	300	pА
	leaved bing assume of faces 1		N 05V		25°C		0.6	60	
IIB	Input bias current (see I	Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	70°C		50	600	pА
	Common-mode input vo	oltage range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
∨он	High-level output voltag	e	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	0°C	3	4.1		V
					70°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage	e	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	50	700		
AVD	Large-signal differential amplification	voltage	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 1 M\Omega$	0°C	50	700		V/mV
	amplification				70°C	50	380		
					25°C	65	94		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		0°C	60	95		dB
					70°C	60	95		
					25°C	70	97		
k SVR	Supply-voltage rejectior (ΔVDD/ΔVIO)	n ratio	$V_{DD} = 5 V \text{ to } 10 V,$	V _O = 1.4 V	0°C	60	97		dB
					70°C	60	98		
					25°C		20	34	
IDD	Supply current (two amp	olifiers)	$V_{O} = 2.5 V$, No load	V _{IC} = 2.5 V,	0°C		24	42	μA
					70°C		16	28	

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т _А †	TL TL	C27L2C C27L2A C27L2B C27L7C	C C	UNIT
						MIN	TYP	MAX	
		TLC27L2C	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		1102/120	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L2AC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	IIIV
VIO	Input offset voltage	TECZTEZAC	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			6.5	
۷IO	input onset voltage	TLC27L2BC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		235	2000	
		120272200	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L7C	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		190	800	
			R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			1900	
αVIO	Average temperature c offset voltage	pefficient of input			25°C to 70°C		1		μV/°C
h	longet affact as most (as	Note ()			25°C		0.1	60	
ΙΟ	Input offset current (see	e Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	70°C		8	300	pА
	lonut biog summent (see			<u>м</u> с.)/	25°C		0.7	60	- 4
IВ	Input bias current (see	Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	70°C		50	600	pА
	Common-mode input v	oltage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.9		
∨он	High-level output voltage	le	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	0°C	7.8	8.9		V
-					70°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltag	e	V _{ID} = -100 mV,	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	50	860		
AVD	Large-signal differential amplification	voltage	$V_{O} = 1 V$ to 6 V,	$R_L = 1 M\Omega$	0°C	50	1025		V/mV
					70°C	50	660		
					25°C	65	97		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		0°C	60	97		dB
					70°C	60	97		
	Supply-voltage rejection	a ratio			25°C	70	97		
^k SVR	$(\Delta V_{DD}/\Delta V_{IO})$	riallo	V_{DD} = 5 V to 10 V,	V _O = 1.4 V	0°C	60	97		dB
					70°C	60	98		
			$V_{O} = 5 V_{,}$	$V_{10} = 5 V_{10}$	25°C		29	46	
IDD	Supply current (two am	plifiers)	VO = 5 V, No load	V _{IC} = 5 V,	0°C		36	66	μΑ
					70°C		22	40	

[†] Full range is 0°C to 70°C.

NOTES: 4 The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D – OCTOBER 1987 – REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т _А †	TL TL	C27L2I C27L2A C27L2B C27L7I		UNIT
						MIN	TYP	MAX	
		TI 0071 01	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		TLC27L2I	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			13	
		TI 0071 041	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	mV
\/	land affect velters	TLC27L2AI	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			7	
VIO	Input offset voltage		V _O = 1.4 V,	V _{IC} = 0,	25°C		240	2000	
		TLC27L2BI	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3500	
			V _O = 1.4 V,	$V_{IC} = 0,$	25°C		170	500	μV
		TLC27L7I	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			2000	
αΛΙΟ	Average temperature of input offset voltage	oefficient of			25°C to 85°C		1.1		μV/°C
	land affect of t		N 0.5.Y	N 05V	25°C		0.1	60	
ΙΟ	Input offset current (se	e Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	85°C		24	1000	pА
					25°C		0.6	60	
IВ	Input bias current (see	Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	85°C		200	2000	pА
	Common-mode input voltage range				25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
∨он	High-level output voltage	ge	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	-40°C	3	4.1		V
0.11	0 1			-	85°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage	le	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	480		
AVD	Large-signal differentia voltage amplification	1	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 1 M\Omega$	-40°C	50	900		V/mV
	voltage amplituduom				85°C	50	330		
					25°C	65	94		
CMRR	Common-mode rejection	on ratio	$V_{IC} = V_{ICR}min$		-40°C	60	95		dB
					85°C	60	95		
					25°C	70	97		
ksvr	Supply-voltage rejectio (ΔVDD/ΔVIO)	n ratio	$V_{DD} = 5 V$ to 10 V,	$V_{O} = 1.4 V$	-40°C	60	97		dB
					85°C	60	98		
	25°C 20	34	4						
IDD	Supply current (two an	plifiers)	$V_{O} = 2.5 V$, No load	$V_{IC} = 2.5 V,$	-40°C		31	54	μA
					85°C		15	26	

[†] Full range is -40° C to 85° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т _А †	TL(TL(C27L2I C27L2A C27L2B C27L7I		UNIT
						MIN	TYP	MAX	
		TLC27L2I	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		12027221	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			13	mV
		TLC27L2AI	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	IIIV
VIO	Input offset voltage		R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			7	
10	input onoor voltage	TLC27L2BI	$V_{O} = 1.4 V,$	$V_{IC} = 0,$	25°C		235	2000	
			R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L7I	$V_{O} = 1.4 V,$	$V_{IC} = 0,$	25°C		190	800	μι
			R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			2900	
αΛΙΟ	Average temperature co offset voltage	efficient of input			25°C to 85°C		1		μV/°C
l. a	Input offect ourrest (see	Note ()			25°C		0.1	60	54
IIO	Input offset current (see	Note 4)	V _O = 5 V,	V _{IC} = 5 V	85°C		26	1000	pА
	Innut biog ourrest (and)				25°C		0.7	60	n A
IВ	Input bias current (see N	1018 4)	V _O = 5 V,	V _{IC} = 5 V	85°C		220	2000	рА
	Common-mode input vo	ltage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.9		
∨он	High-level output voltage	9	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	-40°C	7.8	8.9		V
					85°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
	Leves sizes a differential.				25°C	50	860		
AVD	Large-signal differential amplification	voltage	$V_{O} = 1 V$ to 6 V,	$R_L = 1 M\Omega$	-40°C	50	1550		V/mV
	•				85°C	50	585		
					25°C	65	97		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		-40°C	60	97		dB
					85°C	60	98		
	Supply-voltage rejection	ratio			25°C	70	97		
^k SVR	$(\Delta V_{DD}/\Delta V_{IO})$	1410	$V_{DD} = 5 V$ to 10 V,	V _O = 1.4 V	-40°C	60	97		dB
	-				85°C	60	98		
			V _O = 5 V,	V _{IC} = 5 V,	25°C		29	46	
IDD	Supply current (two amp	lifiers)	No load	·ic = 0 v,	-40°C		49	86	μA
					85°C		20	36	

[†] Full range is -40° C to 85° C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т _А †		.C27L2N .C27L7N		UNIT
						MIN	TYP	MAX	
		TLC27L2M	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	mV
VIO	Input offset voltage	TLOZTLZIVI	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	IIIV
чю	input onset voltage	TLC27L7M	V _O = 1.4 V,	V _{IC} = 0,	25°C		170	500	μV
		TLOZTETIVI	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3750	μv
ανιο	Average temperature input offset voltage	coefficient of			25°C to 125°C		1.4		μV/°C
l. e	Innut offerst surrent (a	Note ()			25°C		0.1	60	pА
10	Input offset current (se	ee Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	125°C		1.4	15	nA
	Input biog ourrest (so	Note ()		$V_{12} = 2EV_{12}$	25°C		0.6	60	pА
IIB	Input bias current (see	e Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	125°C		9	35	nA
.,	Common-mode input	voltage range			25°C	0 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	0 to 3.5			V
					25°C	3.2	4.1		
∨он	High-level output volta	age	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	−55°C	3	4.1		V
					125°C	3	4.2		
					25°C		0	50	
VOL	Low-level output volta	ge	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	Lorgo olgool difforenti				25°C	50	500		
Avd	Large-signal differentiation	ai voltage	$V_{O} = 0.25 V$ to 2 V,	$R_L = 1 M\Omega$	−55°C	25	1000		V/mV
	ampinioadon				125°C	25	200		
					25°C	65	94		
CMRR	Common-mode reject	ion ratio	$V_{IC} = V_{ICR}min$		−55°C	60	95		dB
					125°C	60	85		
	Supply-voltage rejection	on ratio			25°C	70	97		
^k SVR	$(\Delta V_{DD}/\Delta V_{IO})$		V_{DD} = 5 V to 10 V,	V _O = 1.4 V	−55°C	60	97		dB
	(125°C	60	98		
		$V_{O} = 2.5 V,$ $V_{IC} = 2.5 V,$ $V_{IC} = 2.5 V,$ 25°C 20	34						
IDD	Supply current (two ar	mplifiers)	VO = 2.5 V, No load	V _{IC} = 2.5 V,	−55°C		35	60	μΑ
					125°C		14	24	

[†]Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	τ _A †		.C27L2N .C27L7N		UNIT
						MIN	TYP	MAX	
		TLC27L2M	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	mV
VIO	Input offset voltage		R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	mv
чЮ	input onset voltage	TLC27L7M	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		190	800	μV
			R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			4300	μv
αΛΙΟ	Average temperature co input offset voltage	efficient of			25°C to 125°C		1.4		μV/°C
1. a	lanut effect current (coo	Nata ()			25°C		0.1	60	pА
10	Input offset current (see	Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	125°C		1.8	15	nA
L	Innut biog ourrest (see N	lata ()			25°C		0.7	60	pА
IВ	Input bias current (see N	lote 4)	V _O = 5 V,	V _{IC} = 5 V	125°C		10	35	nA
\/	Common-mode input vol	tage range			25°C	0 to 9	-0.3 to 9.2		V
VICR	ICR (see Note 5)				Full range	0 to 8.5			V
					25°C	8	8.9		
∨он	High-level output voltage	•	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	−55°C	7.8	8.8		V
					125°C	7.8	9		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOT = 0	−55°C		0	50	mV
					125°C		0	50	
		alta es			25°C	50	860		
AVD	Large-signal differential amplification	/oltage	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 1 M\Omega$	−55°C	25	1750		۷/m۱
	amplification				125°C	25	380		
					25°C	65	97		
CMRR	Common-mode rejection	ratio	$V_{IC} = V_{ICR}min$		−55°C	60	97		dB
					125°C	60	91		
		ratio			25°C	70	97		
^k SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	Tauo	$V_{DD} = 5 V$ to 10 V,	V _O = 1.4 V	−55°C	60	97		dB
					125°C	60	98		
			V _O = 5 V,		25°C		29	46	
IDD	Supply current (two amp	lifiers)	$v_0 = 5 v$, No load	$V_{IC} = 5 V,$	−55°C		56	96	μΑ
					125°C		18	30	

[†] Full range is −55 °C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS052D – OCTOBER 1987 – REVISED OCTOBER 2005

operating characteristics, $V_{DD} = 5 V$

PARAMETER		TEST CC	ONDITIONS	ТА	TLC27L2C TLC27L2AC TLC27L2BC TLC27L7C			UNIT
					MIN	TYP	MAX	
				25°C		0.03		
		-	V _{I(PP)} = 1 V	0°C		0.04		
00	Cloue rote of unity goin	R _L = 1 MΩ, C _L = 20 pF,		70°C		0.03		Mue
SR	Slew rate at unity gain	See Figure 1		25°C		0.03		V/µs
			V _{I(PP)} = 2.5 V	0°C		0.03		
			· · /	70°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		nV/√ Hz
				25°C		5		
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 1 MΩ,	C _L = 20 pF, See Figure 1	0°C		6		kHz
		11 - 1 10122,	Occ rigure r	70°C		4.5		
				25°C		85		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	0°C		100		kHz
		See Figure 3		70°C		65		1
				25°C		34°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	0°C		36°		
		0L = 20 pr,	occ rigure o	70°C		30°		

operating characteristics, $V_{DD} = 10 V$

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L2C TLC27L2AC TLC27L2BC TLC27L7C			UNIT
					MIN	TYP	MAX	
				25°C		0.05		
			VI(PP) = 1 V	0°C		0.05		
CD.	Claur rate of unity goin	R _L = 1 MΩ, C _L = 20 pF,		70°C		0.04		1////
SR	Slew rate at unity gain	See Figure 1		25°C		0.04		V/µs
		Ŭ	V _{I(PP)} = 5.5 V	0°C		0.05		
			× ,	70°C		0.04		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		
				25°C		1		
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 1 MΩ,	C _L = 20 pF, See Figure 1	0°C		1.3		kHz
		TC_ = 1 10132,	Occ righter	70°C		0.9		
				25°C		110		
B ₁	Unity-gain bandwidth	VI = 10 mV, See Figure 3	C _L = 20 pF,	0°C		125		kHz
		Gee rigure 5		70°C		90		
				25°C		38°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	0°C		40°		
		ο <u></u> - 20 βi,	Gee Figure 5	70°C		34°		

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

operating characteristics, $V_{DD} = 5 V$

	PARAMETER	TEST CO	NDITIONS	Тд	TLC27L2I TLC27L2AI TLC27L2BI TLC27L7I			UNIT
			1	0500	MIN	TYP	MAX	
				25°C		0.03		
		D (140	V _{I(PP)} = 1 V	-40°C		0.04		
SR	Class rate of unity goin	$\begin{aligned} R_{L} &= 1 \ M\Omega, \\ C_{L} &= 20 \ pF, \end{aligned}$		85°C		0.03		1///
SK	Slew rate at unity gain	See Figure 1		25°C 0. -40°C 0.		0.03		V/µs
		eee rigale r	VI(PP) = 2.5 V	-40°C		0.04		
			, , , , , , , , , , , , , , , , , , ,	85°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		nV/√Hz
			_	25°C		5		
Вом	Maximum output-swing bandwidth	$V_O = V_{OH},$ R _L = 1 MΩ,	C _L = 20 pF, See Figure 1	-40°C		7		kHz
		TC_ = 1 10132,	Occ righter	85°C		4		
				25°C		85		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	−40°C		130		kHz
		See Figure 5		85°C		55		
				25°C		34°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$	f = B ₁ , See Figure 3	-40°C		38°	0	
		о <u>г</u> – 20 рг,		85°C		29°		

operating characteristics, V_{DD} = 10 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L2I TLC27L2AI TLC27L2BI TLC27L7I			UNIT
					MIN	TYP	MAX	
				25°C		0.05		
			VI(PP) = 1 V	−40°C		0.06		
		$R_L = 1 M\Omega$, $C_L = 20 pF$,		85°C		0.03		
SR	Slew rate at unity gain	See Figure 1				0.04		V/µs
			$V_{I(PP)} = 5.5 V -40^{\circ}C$		0.05			
			, ,	85°C		0.03		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		nV/√ Hz
				25°C		1		
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 1 MΩ,	C _L = 20 pF, See Figure 1	-40°C		1.4		kHz
		$R_{L} = 1 \text{ IVIS2},$	See Figure 1	85°C		0.8		
				25°C		110		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C		155		kHz
		Gee l'igure 5		85°C		80		
				25°C		38°		
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	−40°C		42°		
		0L = 20 pr,	oce rigure 3	85°C		32°		

SLOS052D – OCTOBER 1987 – REVISED OCTOBER 2005

operating characteristics, $V_{DD} = 5 V$

	PARAMETER	TEST CC	ONDITIONS	TA		.C27L2N .C27L7N		UNIT
					MIN	TYP	MAX	
				25°C		0.03		
			VI(PP) = 1 V	−55°C		0.04		
		$R_L = 1 M\Omega$,		125°C		0.02		N// -
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/µs
		eee rigure r	VI(PP) = 2.5 V	−55°C		0.04		
			ζ,	125°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		nV/√ Hz
				25°C		5	MAX	
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _L = 1 MΩ,		−55°C		8		kHz
		$K_{L} = 1 \text{ IVIS2},$	See Figure 1	125°C		3	5 8 3	
				25°C		85		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	−55°C		140		kHz
		See Figure 3		125°C		45		
				25°C		34°		
φm	Phase margin	VI = 10 mV, CL = 20 pF,	f = B ₁ , See Figure 3	−55°C		39°	02 68 5 8 3 85 40 45 34° 39°	
		0L – 20 pr,	See Figure 5	125°C		25°		

operating characteristics, V_{DD} = 10 V

	PARAMETER	TEST CO	NDITIONS	TA		TLC27L2M TLC27L7M		
					MIN	TYP	MAX	
				25°C		0.05		
			V _{I(PP)} = 1 V	−55°C		0.06		
		$R_L = 1 M\Omega$,	, ,	125°C		0.03		Mure
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.04		V/µs
		ecci iguici i	VI(PP) = 5.5 V	−55°C		0.06		
			× ,	125°C		0.03		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		68		nV/√ Hz
			_	25°C		1		
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R _I = 1 MΩ,	C _L = 20 pF, See Figure 1	−55°C		1.5		kHz
		IC_ = 1 10132,	See ligure i	125°C		0.7		
				25°C		110		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	−55°C		165		kHz
		See Figure 5		125°C		70		
				25°C		38°		
φm	Phase margin	VI = 10 mV, CL = 20 pF,		−55°C		43°	0.06 0.03 0.04 0.06 0.03 68 1 1.5 0.7 110 165 70 38°	
		o _L = 20 pr,	ocerigue 5	125°C		29°		

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC27L2 and TLC27L7 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown in Figure 1. The use of either circuit gives the same result.



(a) SINGLE SUPPLY



(b) SPLIT SUPPLY

٧o













(b) SPLIT SUPPLY

Figure 3. Gain-of-100 Inverting Amplifier

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC27L2 and TLC27L7 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources.Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.



Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figure 14 through Figure 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (see Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
αγιο	Temperature coefficient of input offset voltage	Distribution	8, 9
Vон	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
V _{OL}	Low-level output voltage	vs Differential input voltage vs Free-air temperature vs Low-level output current	14,16 15,17 18, 19
AVD	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
IIB	Input bias current	vs Free-air temperature	22
IIO	Input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	29
B ₁	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive Load	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37
	Phase shift	vs Frequency	32, 33

Table of Graphs

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

COMMON-MODE

vs

SUPPLY VOLTAGE

6

Figure 23

10

8

SUPPLY CURRENT

VS

V_{DD} = 10 V

12

14

 $V_{O} = V_{DD}/2$

No Load

16

TYPICAL CHARACTERISTICS[†]



Figure 24



0

25

50

75

100

125

 $V_{DD} = 5 V$

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



TYPICAL CHARACTERISTICS[†]





Figure 34

Figure 35

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

TYPICAL CHARACTERISTICS







SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

APPLICATION INFORMATION

single-supply operation

While the TLC27L2 and TLC27L7 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27L2 and TLC27L7 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27L2 and TLC27L7 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.



Figure 38. Inverting Amplifier With Voltage Reference



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

APPLICATION INFORMATION

input characteristics

The TLC27L2 and TLC27L7 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.5$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L2 and TLC27L7 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L2 and TLC27L7 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the *Parameter Measurement Information* section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as grounded unity-gain followers to avoid possible oscillation.

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27L2 and TLC27L7 result in a low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.



(a) NONINVERTING AMPLIFIER

(b) INVERTING AMPLIFIER



(c) UNITY-GAIN AMPLIFIER

Figure 40. Guard-Ring Schemes

output characteristics

The output stage of the TLC27L2 and TLC27L7 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27L2 and TLC27L7 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

APPLICATION INFORMATION





(c) $C_L = 310 \text{ pF}$, $R_L = \text{NO LOAD}$

(d) TEST CIRCUIT

Figure 41. Effect of Capacitive Loads and Test Circuit

Although the TLC27L2 and TLC27L7 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Second, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

APPLICATION INFORMATION

output characteristics (continued)







Figure 42. Resistive Pullup to Increase V_{OH}

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC27L2 and TLC27L7 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L2 and TLC27L7 inputs and outputs were designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005







NOTE: V_{DD} = 5 V to 16 V



SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005

APPLICATION INFORMATION



NOTE: V_{DD} = 5 V to 12 V

Figure 46. Amplifier With Digital Gain Selection



NOTE: $V_{DD} = 5 V$ to 16 V

Figure 47. Full-Wave Rectifier

SLOS052D - OCTOBER 1987 - REVISED OCTOBER 2005



NOTE: Normalized to f_{C} = 1 kHz and R_{L} = 10 $k\Omega$

Figure 48. Two-Pole Low-Pass Butterworth Filter





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC27L2ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2AC	Samples
TLC27L2ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2AC	Samples
TLC27L2ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2AC	Samples
TLC27L2ACP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC27L2AC	Samples
TLC27L2AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2AI	Samples
TLC27L2AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2AI	Samples
TLC27L2AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2AI	Samples
TLC27L2AIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC27L2AI	Samples
TLC27L2BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2BC	Samples
TLC27L2BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2BC	Samples
TLC27L2BCDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2BC	Samples
TLC27L2BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC27L2BC	Samples
TLC27L2BID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2BI	Samples
TLC27L2BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2BI	Samples
TLC27L2BIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2BI	Samples
TLC27L2BIP	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC27L2BI	Samples
TLC27L2CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2C	Samples

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TLC27L2CDG4	(1) ACTIVE	SOIC	Drawing	8	75	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	0 to 70	(4/5) 27L2C	Sample
TLC27L2CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L2C	Samples
TLC27L2CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC27L2CP	Samples
TLC27L2CPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC27L2CP	Samples
TLC27L2CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P27L2	Samples
TLC27L2CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P27L2	Samples
TLC27L2ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2I	Samples
TLC27L2IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2I	Samples
TLC27L2IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2I	Samples
TLC27L2IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L2I	Samples
TLC27L2IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC27L2IP	Samples
TLC27L2IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y27L2	Samples
TLC27L2IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y27L2I	Samples
TLC27L2MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	27L2M	Samples
TLC27L2MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		27L2M	Samples
TLC27L2MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	27L2M	Samples
TLC27L7CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L7C	Samples
TLC27L7CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	27L7C	Samples

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC27L7CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC27L7CP	Samples
TLC27L7CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P27L7	Samples
TLC27L7ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L7I	Samples
TLC27L7IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L7I	Samples
TLC27L7IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L7I	Samples
TLC27L7IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27L7I	Samples
TLC27L7IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC27L7IP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

24-Aug-2018

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC27L2, TLC27L2M :

Catalog: TLC27L2

Military: TLC27L2M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

26-Feb-2019

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC27L2ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.5	12.0	16.0	Q1
TLC27L2CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC27L2IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L2IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC27L2MDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L7CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC27L7CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.5	12.0	16.0	Q1
TLC27L7IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

26-Feb-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC27L2ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2BIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2CPSR	SO	PS	8	2000	367.0	367.0	38.0
TLC27L2CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC27L2IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L2IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC27L2MDRG4	SOIC	D	8	2500	350.0	350.0	43.0
TLC27L7CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC27L7CPSR	SO	PS	8	2000	367.0	367.0	38.0
TLC27L7IDR	SOIC	D	8	2500	340.5	338.1	20.6

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.

PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.