## SGM2054 Sink and Source DDR Termination Regulator

### **GENERAL DESCRIPTION**

The SGM2054 device is a sink and source DDR (double data rate) termination regulator. It is specifically designed for low-cost and low-external component count systems.

Other features include logic-controlled shutdown mode, output current limit and thermal shutdown protection. The SGM2054 has an EN signal that can be used to discharge VO when EN is less than 0.3V.

With fast transient response, remote sensing, and soft-start capabilities to reduce inrush current, the SGM2054 ensures the optimal system performance for powering the DDR2, DDR3, Low-Power DDR3, DDR3L, DDR4 and DDR5 VTT bus termination.

The SGM2054 is available in a Green TDFN- $3\times3-10L$  package. It operates over an operating temperature range of -40°C to +125°C.

### FEATURES

- VLDOIN Voltage Range: 1.1V to 3.5V
- Low Input Voltages: 2.5V Rail and 3.3V Rail
- Minimum VO Effective Capacitance: 20µF
- Open-Drain Power-Good (PG) Output
- EN Logic Control
- Buffered Reference: ±10mA
- Soft-Start Inrush Control
- Remote Sensing
- Fast Load Transient Response
- Under-Voltage Lockout
- Output Current Limit
- Thermal Shutdown Protection
- -40°C to +125°C Operating Temperature Range
- Available in a Green TDFN-3×3-10L Package

### **APPLICATIONS**

LCD TV STB Wireless Base Station Server, Notebook and Desktop PC Printer



#### Figure 1. Typical Application Circuit

### **TYPICAL APPLICATION**

#### SGM2054

### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM2054	TDFN-3×3-10L	-40°C to +125°C	SGM2054XTD10G/TR	SGM 2054D XXXXX	Tape and Reel, 4000

#### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

X	XXXX	
		Vendor Code
		Trace Code
		Data Cada

e Code

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

#### ABSOLUTE MAXIMUM RATINGS

REFIN, VIN, VLDOIN, VOSNS to GND0.3V to 3.6V
EN, PGOOD to GND0.3V to 3.6V
PGND to GND0.3V to 0.3V
REFOUT to GND0.3V to (V <sub>REFOUT</sub> + 0.3V)
VO to GND0.3V to ( $V_{LDOIN}$ + 0.3V)
Package Thermal Resistance
TDFN-3×3-10L, $\theta_{JA}$
TDFN-3×3-10L, $\theta_{JB}$
TDFN-3×3-10L, $\theta_{JC(TOP)}$
TDFN-3×3-10L, $\theta_{JC(BOT)}$ 10°C/W
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility
HBM7000V
CDM1000V

#### **RECOMMENDED OPERATING CONDITIONS**

VIN to GND	2.375V to 3.5V
VLDOIN to GND	1.1V to 3.5V
EN, PGOOD, VO, VOSNS to GND	0V to 3.5V
REFIN to GND	0.5V to 1.8V
REFOUT to GND	0V to 1.8V
PGND to GND	0V
VLDOIN Effective Capacitance, CLDOIN	15µF (MIN)
VIN Effective Capacitance, C <sub>IN</sub>	1µF (MIN)
VO Effective Capacitance, C <sub>VO</sub>	20µF to 100µF
REFOUT Effective Capacitance, CREFOUT	0.1µF to 1µF
Operating Junction Temperature Range	40°C to +125°C

#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

#### ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

#### SGM2054

### **PIN CONFIGURATION**



#### **PIN DESCRIPTION**

PIN	NAME	I/O	FUNCTION
1	REFIN	Ι	Reference Input Pin.
2	VLDOIN	Ι	Regulator Supply Voltage Pin. It is recommended to use a ceramic capacitor with a minimum effective capacitance of $15\mu$ F from VLDOIN pin to ground.
3	VO	0	Regulator Output Pin. It is recommended to use output capacitor with effective capacitance in the range of $20\mu$ F to $100\mu$ F.
4	PGND	G	Regulator Power Ground.
5	VOSNS	I	Voltage Sense Input Pin. Connect to the remote voltage sensing point of load powered by VO.
6	REFOUT	0	Reference Output Pin. It is recommended to use output capacitor with effective capacitance in the range of $0.1\mu$ F to $1\mu$ F.
7	EN	Ι	Enable Pin. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator.
8	GND	G	Signal Ground.
9	PGOOD	0	Power-Good Indicator Output Pin. An open-drain output and active high when the output voltage reaches $V_{TH(PG)}$ of the target.
10	VIN	Ι	Input Voltage Supply Pin. It is recommended to use a ceramic capacitor with a minimum effective capacitance of $1\mu$ F from VIN pin to ground.
Exposed Pad	GND	G	Exposed Pad. Connect it to GND internally. Connect it to a large ground plane to maximize thermal performance; this pad is not an electrical connection point.

NOTE: I = Input, O = Output, G = Ground.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{VIN} = 3.3V, V_{VLDOIN} = 1.8V, V_{REFIN} = 0.9V, V_{EN} = V_{VIN}, C_{VO} = 3 \times 10 \mu F, T_J = -40^{\circ}C$  to +125°C, typical values are at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
Supply Current							
Supply Current	I <sub>VIN</sub>	$V_{EN}$ = 3.3V, no load			0.7	1	mA
		V <sub>EN</sub> = 0V, V <sub>REFIN</sub> = 0V, no lo	V <sub>EN</sub> = 0V, V <sub>REFIN</sub> = 0V, no load		50	65	
Shutdown Current	I <sub>SHDN</sub>	V <sub>EN</sub> = 0V, V <sub>REFIN</sub> > 0.4V, no	load		165	240	μA
Supply Current of VLDOIN	I <sub>VLDOIN</sub>	V <sub>EN</sub> = 3.3V, no load			1	50	μA
Shutdown Current of VLDOIN	I <sub>VLDOIN(SHDN)</sub>	V <sub>EN</sub> = 0V, no load			0.1	10	μA
Input Current							4
Input Current of REFIN	I <sub>REFIN</sub>	V <sub>EN</sub> = 3.3V				0.5	μA
VO Output							J
		$V_{\text{REFOUT}} = 0.9V (DDR2),$	T <sub>J</sub> = +25°C		0.9		V
		$I_{VO} = 0A$	$T_J = -40^{\circ}C$ to $+125^{\circ}C$	-12		12	mV
		V <sub>REFOUT</sub> = 0.75V (DDR3),	T <sub>J</sub> = +25°C		0.75		V
		$I_{VO} = 0A$	$T_{J} = -40^{\circ}C$ to +125°C	-12		12	mV
		$V_{REFOUT}$ = 0.675V (DDR3L), I <sub>VO</sub> = 0A	T <sub>J</sub> = +25°C		0.675		V
Output DC Voltage of VO	V <sub>vo</sub>		$T_J = -40^{\circ}C$ to $+125^{\circ}C$	-12		12	mV
		$V_{REFOUT} = 0.6V (DDR4),$ $I_{VO} = 0A$ $V_{REFOUT} = 0.55V (DDR5),$ $I_{VO} = 0A$	T <sub>J</sub> = +25℃		0.6		V
			$T_J = -40^{\circ}C$ to $+125^{\circ}C$	-12		12	mV
			T <sub>J</sub> = +25℃		0.55		V
			$T_J = -40^{\circ}C$ to $+125^{\circ}C$	-12		12	mV
Output Voltage Tolerance to REFOUT	V <sub>OTOL</sub>	-2A < I <sub>VO</sub> < 2A		-12		12	mV
VO Source Current Limit		With reference to REFOUT, $V_{OSNS} = 90\% \times V_{REFOUT}$ , T <sub>J</sub> = -40°C to +85°C		3		5.5	А
VO Sink Current Limit		With reference to REFOUT, $T_J = -40^{\circ}C$ to $+85^{\circ}C$	With reference to REFOUT, $V_{OSNS}$ = 110% × $V_{REFOUT}$ ,			-3.5	А
Discharge Resistance of VO	R <sub>DIS</sub>	$V_{\text{REFIN}}$ = 0V, $V_{\text{VO}}$ = 0.3V, $V_{\text{EFIN}}$	<sub>N</sub> = 0V		16	30	Ω
Power-Good Comparator							
		PGOOD window lower threshold with respect to REFOUT PGOOD window upper threshold with respect to REFOUT		-24	-20	-16	
VO PGOOD Threshold	$V_{TH(PG)}$			16	20	26	%
		PGOOD hysteresis			5		
PGOOD Start-Up Delay	t <sub>PGSTUPDLY</sub>	Start-up rising edge, VOSNS within 15% of REFOUT			2		ms
Output Low Voltage	V <sub>PGOODLOW</sub>	I <sub>SINK</sub> = 4mA				0.4	V
PGOOD Bad Delay	t <sub>PBADDLY</sub>	VOSNS is outside of the ±2	20% PGOOD window		0.2		μs
Leakage Current	I <sub>PGOODLKG</sub>	$V_{OSNS} = V_{REFIN}$ (PGOOD hig $V_{PGOOD} = V_{IN} + 0.2V$	gh impedance),			1	μA

### Sink and Source **DDR Termination Regulator**

**ELECTRICAL CHARACTERISTICS (continued)** (V<sub>VIN</sub> = 3.3V, V<sub>VLDOIN</sub> = 1.8V, V<sub>REFIN</sub> = 0.9V, V<sub>EN</sub> = V<sub>VIN</sub>, C<sub>VO</sub> = 3 × 10µF, T<sub>J</sub> = -40°C to +125°C, typical values are at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
REFIN and REFOUT							
REFIN Voltage Range	$V_{REFIN}$			0.5		1.8	V
REFIN Under Voltage Lockout	V <sub>REFINUVLO</sub>	REFIN rising		350	380	410	mV
REFIN Under Voltage Lockout Hysteresis	VREFINUVHYS				20		mV
REFOUT Voltage	V <sub>REFOUT</sub>				REFIN		V
			V <sub>REFIN</sub> = 1.25V	-12		12	
			$V_{REFIN} = 0.9V$	-12		12	
REFOUT Voltage Tolerance to V <sub>REFIN</sub>	V	1mA < 1 < 1mA	$V_{REFIN} = 0.75V$	-12		12	mV
REFOUT VOItage Tolerance to V <sub>REFIN</sub>	V <sub>REFOUTTOL</sub>	-1mA < I <sub>REFOUT</sub> < 1mA	$V_{REFIN} = 0.675V$	-12		12	- mv
			$V_{REFIN} = 0.6V$	-12		12	
			$V_{REFIN} = 0.55V$	-12		12	
REFOUT Source Current Limit	I <sub>REFOUTSRCL</sub>	V <sub>REFOUT</sub> = 0V		20	40		mA
REFOUT Sink Current Limit	I <sub>REFOUTSNCL</sub>	V <sub>REFOUT</sub> = V <sub>IN</sub>		20	40		mA
UVLO and EN Logic Threshold							
UVLO Threshold	V <sub>UVLO</sub>	Wake up		2.15	2.25	2.35	V
		Hysteresis			80		mV
High-Level Input Voltage	$V_{\text{ENIH}}$	Enable		1			
Low-Level Input Voltage	V <sub>ENIL</sub>	Enable				0.5	V
Hysteresis Voltage	$V_{\text{ENYST}}$	Enable			0.03		
Logic Input Leakage Current	I <sub>EN-LKG</sub>	EN		-1		1	μA
Start-Up Time	t <sub>STR</sub>	$\begin{array}{l} C_{\text{OUT}} = 100 \mu\text{F}, \ V_{\text{VO(NOM)}} = 0.6\text{V}, \\ \text{EN turns on to} \ V_{\text{VO}} = 90\% \times V_{\text{VO(NOM)}} \end{array}$			27		μs
Thermal Shutdown							
Thermal Shutdown Temperature	$T_{SHDN}$				150		°C
Thermal Shutdown Hysteresis	$\Delta T_{SHDN}$				20		C

# Sink and Source DDR Termination Regulator

### **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_J$  = +25°C,  $V_{VLDOIN}$  = 1.8V,  $V_{VOSNS}$  = 0.9V,  $V_{EN}$  =  $V_{VIN}$ ,  $C_{VO}$  = 3 × 10µF, unless otherwise noted.



### **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

 $T_J$  = +25°C,  $V_{VLDOIN}$  = 1.8V,  $V_{VOSNS}$  = 0.9V,  $V_{EN}$  =  $V_{VIN}$ ,  $C_{VO}$  = 3 × 10µF, unless otherwise noted.



### **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

 $T_J = +25^{\circ}C$ ,  $V_{VLDOIN} = 1.8V$ ,  $V_{VOSNS} = 0.9V$ ,  $V_{EN} = V_{VIN}$ ,  $C_{VO} = 3 \times 10\mu$ F, unless otherwise noted.



Time (1ms/div)

### SGM2054

### FUNCTIONAL BLOCK DIAGRAM



Figure 2. Block Diagram

### **DETAILED DESCRIPTION**

## Sink and Source Regulator (VO Pin is the Output)

The SGM2054 is an ultra-low dropout voltage, sink and source linear regulator which is specifically designed as the termination voltage of DDR memory. It can provide up to 3A output current capability.

The SGM2054 has a built-in high-side N-MOSFET for current sourcing and a low-side N-MOSFET for current sinking. To support the fast load transient response of DDR memory, the feedback loop of the SGM2054 is very fast, it can get fast load transient response using small ceramic capacitors and save cost. The VOSNS remote sensing pin is used to compensate the dropout voltage generated by the PCB trace resistance and it should be connected to the remote node of load which is powered by VO.

#### **Reference Input (REFIN Pin)**

The input voltage range of the REFIN pin is from 0.5V to 1.8V and it is used to generate the reference voltage ( $V_{REFOUT}$ ) of DDR memory. It is set by an external equivalent ratio voltage divider connected to the memory power supply bus ( $V_{DDQ}$ ). In application,  $V_{REFOUT}$ ,  $V_{TT}$  and  $V_{DDQ}$  must meet the equation:

$$V_{REFOUT} = V_{TT} = V_{DDQ} / 2$$

REFOUT and VO must track the reference input at the REFIN pin.

#### **Reference Output (REFOUT Pin)**

REFOUT is independent of the EN pin state. The output voltage is tightly regulated to track the reference voltage applied at the REFIN pin. When REFIN voltage rises to 380mV and  $V_{VIN}$  is above the UVLO threshold, REFOUT will become active. When  $V_{REFOUT}$  is lower than 360mV, REFOUT is disabled, and it will be discharged to GND by an internal 130 $\Omega$  (TYP) MOSFET.

REFOUT can source and sink 10mA to/from load. It is used as DDR termination voltage ( $V_{TT}$ ) of DDR memory.

#### Soft-Start

The VO pin has soft-start function using current clamp method. It limits inrush current when charging the output capacitors. The soft-start function and overcurrent protection are completely symmetrical for sourcing and sinking current. For sourcing, it charges output capacitors from the VLDOIN pin to the REFOUT and VO pins. For sinking, it discharges output capacitors from the REFOUT and VO pins to GND. When VO is outside of the power-good window, the clamping current is one-half of the full over-current limit (OCL). When VO is inside the power-good window, the clamping current will switch to the full OCL.

#### **Enable Control**

The SGM2054 uses the EN pin to enable/disable the device. When the EN pin voltage is lower than 0.5V, the device is in shutdown state. In this state, the internal discharge transistor is active to pull the output voltage to ground through a  $16\Omega$  (TYP) resistor.

When the EN pin voltage is higher than 1V, the device is in active state, the input voltage is regulated to the output voltage and the internal discharge transistor is turned off.

#### **Power-Good**

The PGOOD pin is an open-drain that asserts high with 2ms (TYP) delay time after the VO enters power-good window which is V<sub>VO</sub> within +20% of V<sub>REFOUT</sub>. When the VO is outside the PGOOD window, PGOOD de-asserts within 0.2µs (TYP). 100k $\Omega$  (TYP) pull-up resistor is recommended, which should be connected to a stable and right power supply to interface with digital controller.

#### **Output Current Limit**

When overload events happen, the output current is internally limited.

#### **Under-Voltage Lockout (UVLO)**

The UVLO circuit monitors the input voltage to prevent the device from turning on before  $V_{VIN}$  rises above the  $V_{UVLO}$  threshold. The UVLO circuit responds quickly to glitches on the VIN pin and attempts to disable the output of the device if any of these rails collapses. The local input capacitance prevents severe brownouts in most applications.

#### **Thermal Shutdown**

The SGM2054 can detect the temperature of die. When the die temperature exceeds the threshold value of thermal shutdown, the SGM2054 will be in shutdown state and remain in this state until the die temperature decreases to  $+130^{\circ}$ C.

### PACKAGE OUTLINE DIMENSIONS

### TDFN-3×3-10L



RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	-	nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A2	0.203	3 REF	0.008 REF		
D	2.900	3.100	0.114	0.122	
D1	2.300	2.600	0.091	0.103	
E	2.900	3.100	0.114	0.122	
E1	1.500	1.800	0.059	0.071	
k	0.200	) MIN	0.008	3 MIN	
b	0.180	0.300	0.007	0.012	
е	0.500	) TYP	0.020	) TYP	
L	0.300	0.500	0.012	0.020	

NOTE: This drawing is subject to change without notice.

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TDFN-3×3-10L	13″	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q2

#### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	DD0002