



description/ordering information

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH125 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

| TA | PACK | AGET | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|---------------|--------------------------|---------------------|
| | QFN – RGY | Tape and reel | SN74LVTH125RGYR | LXH125 |
| | | Tube | SN74LVTH125D | 1)/71/405 |
| | SOIC – D | Tape and reel | SN74LVTH125DR | LVTH125 |
| | SOP – NS | Tape and reel | SN74LVTH125NSR | LVTH125 |
| –40°C to 85°C | SSOP – DB | Tape and reel | SN74LVTH125DBR | LXH125 |
| | | Tube | SN74LVTH125PW | L VILLAGE |
| | TSSOP – PW | Tape and reel | SN74LVTH125PWR | LXH125 |
| | TVSOP – DGV | Tape and reel | SN74LVTH125DGVR | LXH125 |
| | CDIP – J | Tube | SNJ54LVTH125J | SNJ54LVTH125J |
| –55°C to 125°C | CFP – W | Tube | SNJ54LVTH125W | SNJ54LVTH125W |
| | LCCC – FK | Tube | SNJ54LVTH125FK | SNJ54LVTH125FK |

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003

description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

| FUNCTION TABLE (each buffer) | | | | | | | | | | | |
|---------------------------------|---------------|---|--|--|--|--|--|--|--|--|--|
| INP | INPUTS OUTPUT | | | | | | | | | | |
| OE | Α | Y | | | | | | | | | |
| L | Н | Н | | | | | | | | | |
| L | L | L | | | | | | | | | |
| Н | Х | Z | | | | | | | | | |

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Cumply voltage range M = 0.5 V to 4.6 V |
|--|
| Supply voltage range, V _{CC} –0.5 V to 4.6 V |
| Input voltage range, V _I (see Note 1) |
| Voltage range applied to any output in the high-impedance |
| or power-off state, V _O (see Note 1) |
| |
| Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V |
| Current into any output in the low state, I _O : SN54LVTH125 |
| SN74LVTH125 |
| Current into any output in the high state, I _O (see Note 2): SN54LVTH125 |
| SN74LVTH125 64 mA |
| Input clamp current, I_{IK} (V _I < 0) |
| |
| Output clamp current, I_{OK} ($V_O < 0$) |
| Package thermal impedance, θ_{JA} (see Note 3): D package |
| (see Note 3): DB package |
| (see Note 3): DGV package |
| (see Note 3): NS package |
| (see Note 3): PW package |
| |
| (see Note 4): RGY package |
| Storage temperature range, T _{stg} –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

| | | | SN54LV | TH125 | SN74LV | | |
|-----------------------|------------------------------------|-----------------|--------|-------|--------|-----|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| VIH | High-level input voltage | | 2 | M: | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | | | 5.5 | | 5.5 | V |
| IOH | High-level output current | | 6 | -24 | | -32 | mA |
| IOL | Low-level output current | | DU | 48 | | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled | 80 | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | a 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 5: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | | SN54 | 4LVTH12 | 5 | SN74 | LVTH12 | 5 | |
|--------------------|-----------------------------------|---|---|----------------------|---------|------|----------------------|--------|------|------|
| PAR | AMETER | TEST CO | NDITIONS | MIN | TYP† | MAX | MIN | TYP† | MAX | UNIT |
| VIK | | V _{CC} = 2.7 V, | lj = –18 mA | | | -1.2 | | | -1.2 | V |
| | | V _{CC} = 2.7 V to 3.6 V, | I _{OH} = -100 μA | V _{CC} -0.2 | | | V _{CC} -0.2 | | | |
| | | V _{CC} = 2.7 V, | IOH = -8 mA | 2.4 | | | 2.4 | | | |
| VOH | | | I _{OH} = -24 mA | 2 | | | | | | V |
| | | $V_{CC} = 3 V$ | I _{OH} = -32 mA | | | | 2 | | | |
| | | | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | |
| | | V _{CC} = 2.7 V | I _{OL} = 24 mA | | | 0.5 | | | 0.5 | |
| | | | I _{OL} = 16 mA | | | 0.4 | | | 0.4 | |
| VOL | | | I _{OL} = 32 mA | | | 0.5 | | | 0.5 | V |
| | | V _{CC} = 3 V | I _{OL} = 48 mA | | | 0.55 | | | | |
| | | | I _{OL} = 64 mA | | | | | | 0.55 | |
| | | V _{CC} = 0 or 3.6 V, | V _I = 5.5 V | | | 10 | | | 10 | |
| ų | Control inputs $V_{CC} = 3.6 V$, | | $V_{I} = V_{CC} \text{ or } GND$ | | VIEW | ±1 | | | ±1 | μA |
| Data inputs | _ | | $V_{I} = V_{CC}$ | | Æ | 1 | | | 1 | • |
| | V _{CC} = 3.6 V | V _I = 0 -5 | | | | -5 | | | | |
| loff | • | $V_{CC} = 0,$ | $V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$ | | ş | | | | ±100 | μΑ |
| | | | V _I = 0.8 V | 75 0 | / | | 75 | | | |
| ll(hold) | Data inputs | $V_{CC} = 3 V$ | V _I = 2 V | -75 | | | -75 | | | μA |
| () | | V _{CC} = 3.6 V [‡] , | V _I = 0 to 3.6 V | | | | | | ±500 | |
| IOZH | • | V _{CC} = 3.6 V, | V _O = 3 V | | | 5 | | | 5 | μΑ |
| IOZL | | V _{CC} = 3.6 V, | V _O = 0.5 V | | | -5 | | | -5 | μA |
| IOZPU | | $\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care | 0.5 V to 3 V, | | | ±50* | | | ±50 | μΑ |
| IOZPD | | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care | = 0.5 V to 3 V, | | | ±50* | | | ±50 | μΑ |
| | | V _{CC} = 3.6 V, | Outputs high | | 0.12 | 0.19 | | 0.12 | 0.19 | |
| ICC | | lO = 0, | Outputs low | | 4.5 | 7 | | 4.5 | 7 | mA |
| | | $V_{I} = V_{CC} \text{ or } GND$ | Outputs disabled | | 0.12 | 0.19 | | 0.12 | 0.19 | |
| ∆I _{CC} § | | $V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or | e input at V _{CC} – 0.6 V, GND | | | 0.3 | | | 0.2 | mA |
| Ci | | V _I = 3 V or 0 | | | 4 | | | 4 | | pF |
| Co | | V _O = 3 V or 0 | | | 6.5 | | | 6.5 | | pF |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVTH125, SN74LVTH125 **3.3-V ABT QUADRUPLE BUS BUFFERS** WITH 3-STATE OUTPUTS SCBS703I – AUGUST 1997 – REVISED OCTOBER 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| | | | | SN54L | /TH125 | | | SN7 | 4LVTH | 125 | | | |
|---------------------------|----|----------------|----------------|-------|--------------|-------|-----|--------------------|-------|-------------------|-------|------|----|
| PARAMETER FROM (INPUT) | | TO (OUTPUT) | ×CC = ± 0.3 | | VCC = | 2.7 V | ۷c | C = 3.3 ± 0.3 V | V | V _{CC} = | 2.7 V | UNIT | |
| | | | MIN | MAX | MIN | MAX | MIN | TYP† | MAX | MIN | MAX | | |
| ^t PLH | • | × | 1 | 4.2 | 11 | 4.7 | 1 | 2 | 3.5 | | 4.5 | | |
| ^t PHL | A | Ŷ | 1 | 4.1 | 44 | 5.1 | 1 | 2.1 | 3.9 | | 4.9 | ns | |
| ^t PZH | OE | V | 1 | 4.9 | 2 | 5.6 | 1 | 2 | 4 | | 5.5 | 20 | |
| ^t PZL | ÛE | Ŷ | 1.1 | 4.9 | | 5.6 | 1.1 | 2.1 | 4 | | 5.4 | ns | |
| ^t PHZ | OE | V | 1.5 | 5.3 | | 5.9 | 1.5 | 2.3 | 4.5 | | 5.7 | | |
| ^t PLZ | OE | OE | Ý | 1.3 | 2 4.7 | | 4.2 | 1.3 | 2.8 | 4.5 | | 4 | ns |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS703I - AUGUST 1997 - REVISED OCTOBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| SN74LVTH125D | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125DBR | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125DBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125DE4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125DGVR | ACTIVE | TVSOP | DGV | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125DGVRE4 | ACTIVE | TVSOP | DGV | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125DR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125DRG4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125NSR | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125NSRE4 | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH125 | Samples |
| SN74LVTH125PW | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125PWE4 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125PWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH125 | Samples |
| SN74LVTH125RGYR | ACTIVE | VQFN | RGY | 14 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LXH125 | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

10-Dec-2020

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH125 :

Enhanced Product: SN74LVTH125-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

3-Aug-2021

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVTH125DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LVTH125DGVR | TVSOP | DGV | 14 | 2000 | 330.0 | 12.4 | 6.8 | 4.0 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVTH125DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVTH125DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVTH125NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVTH125PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVTH125RGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

3-Aug-2021



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVTH125DBR | SSOP | DB | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74LVTH125DGVR | TVSOP | DGV | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74LVTH125DR | SOIC | D | 14 | 2500 | 853.0 | 449.0 | 35.0 |
| SN74LVTH125DR | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 |
| SN74LVTH125NSR | SO | NS | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74LVTH125PWR | TSSOP | PW | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74LVTH125RGYR | VQFN | RGY | 14 | 3000 | 853.0 | 449.0 | 35.0 |



- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

PLASTIC SMALL-OUTLINE PACKAGE

NS (R-PDSO-G**) 14-PINS SHOWN



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194