
- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Widebus™ Design for
   2.5-V and 3.3-V Operation and Low
   Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- High Drive (-32/64 mA at 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Flow-Through Architecture Facilitates
   Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### description

The 'ALVTH16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54ALVTH16245 . . . WD PACKAGE SN74ALVTH16245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## SN74ALVTH16245 . . . GQL PACKAGE (TOP VIEW)

#### 1 2 3 4 5 6 00000 00000 В 00000 С 00000 D $\bigcirc$ $\bigcirc$ Е $\bigcirc$ F $\circ$ 00000 G 00000 Н 00000 J 00000 Κ

## terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Ε	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCC	VCC	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	20E

NC - No internal connection

### **ORDERING INFORMATION**


TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tape and reel	SN74ALVTH16245DLR	ALVTH16245
400C to 050C	TSSOP – DGG	Tape and reel	SN74ALVTH16245GR	ALVTH16245
-40°C to 85°C	TVSOP – DGV	Tape and reel	SN74ALVTH16245VR	VT245
	VFBGA – GQL	Tape and reel	SN74ALVTH16245QR	
-55°C to 125°C		SNJ54ALVTH16245WD	SNJ54ALVTH16245WD	


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each 8-bit section)

INP	UTS	0050471011				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

## logic diagram (positive logic)





Pin numbers shown are for the DGG, DGV, DL, and WD packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
	–0.5 V to 7 V
Voltage range applied to any output in the high or pow	ver-off state, V <sub>O</sub> (see Note 1) –0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16245	5
SN74ALVTH16245	5
Output current in the high state, IO: SN54ALVTH1624	5 –48 mA
SN74ALVTH1624	5 –64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG	package 70°C/W
DGV	package 58°C/W
DL pa	ackage 63°C/W
GQL	package 42°C/W
Storage temperature range, T <sub>sto</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54ALVTH16245			SN74	ALVTH1	6245	
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7		7	1.7			V
V <sub>IL</sub>	Low-level input voltage			Š	0.7			0.7	V
VI	Input voltage		0	V <sub>C</sub> C	5.5	0	Vcc	5.5	V
loн	High-level output current			1/	-6			-8	mA
	Low-level output current			3	6			8	A
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	ò	3	18			24	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q		10			10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		·	200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6245	SN74	SN74ALVTH16245		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2		7	2			V
VIL	Low-level input voltage			Š	0.8			8.0	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
loн	High-level output current			7	-24			-32	mA
	Low-level output current			2	24			32	4
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	, C	5	48			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q		10			10	ns/V
Δt/ΔVCC	Power-up ramp rate		200			200			μs/V
T <sub>A</sub>	Operating free-air temperature	_	-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

		TEOT 0.	ANDITIONS.	SN54	ALVTH1	6245	SN74	ALVTH1	6245		
PA	ARAMETER	TEST Co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		VCC-0	.2			
Vон		V 22V	$I_{OH} = -6 \text{ mA}$	1.8						V	
		V <sub>CC</sub> = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.8				
VoL		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2		
			$I_{OL} = 6 \text{ mA}$			0.4					
		V <sub>CC</sub> = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V	
		VCC = 2.3 V	I <sub>OL</sub> = 18 mA			0.5					
			$I_{OL} = 24 \text{ mA}$			4			0.5		
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V		4	10			10		
lį			V <sub>I</sub> = 5.5 V		N.	20			20	μΑ	
	A or B ports	$V_{CC} = 2.7 V$	VI = VCC		S	1			1		
			V <sub>I</sub> = 0		5	-5			-5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V	2	*				±100	μΑ	
I <sub>BHL</sub> ‡		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 0.7 V		115			115		μΑ	
IBHH§	i	$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V		-10			-10		μΑ	
IBHLO		$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300			300			μΑ	
Івнно	) <sup>#</sup>	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ	
IEX		$V_{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ	
IOZ(PI	U/PD) <sup>☆</sup>	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}} \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , $\overline{\text{OE}}$ =				±100			±100	μΑ	
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC		$I_{O}=0$ ,	Outputs low		2.3	4.5		2.3	4.5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		$V_{CC} = 2.5 \text{ V},$	V <sub>I</sub> = 2.5 V or 0		3.5			3.5		pF	
C <sub>io</sub>		$V_{CC} = 2.5 \text{ V},$	$V_0 = 2.5 \text{ V or } 0$		8			8		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

 $<sup>\</sup>ddagger$  The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$  max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

<sup>\*</sup>High-impedance state during power up or power down

### electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

		TEGT CONDITIONS		SN54	ALVTH1	6245	SN74	ALVTH1	6245		
PA	RAMETER	TEST C	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		VCC-0	.2			
∨он		V 2 V	$I_{OH} = -24 \text{ mA}$	2						V	
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2			0.2		
			$I_{OL} = 16 \text{ mA}$						0.4		
V <sub>OL</sub>		V <sub>CC</sub> = 3 V	$I_{OL} = 24 \text{ mA}$			0.5				٧	
			$I_{OL} = 32 \text{ mA}$						0.5		
			$I_{OL} = 48 \text{ mA}$			0.55					
			$I_{OL} = 64 \text{ mA}$			4			0.55		
	Control inputs	$V_{CC} = 3.6 V,$	$V_I = V_{CC}$ or GND		3	±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		2	10			10		
lį			V <sub>I</sub> = 5.5 V		7	20			20	μΑ	
4	A or B ports		$V_I = V_{CC}$		20	1			1		
			V <sub>I</sub> = 0		5	-5			-5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V	Q					±100	μΑ	
I <sub>BHL</sub> ‡		$V_{CC} = 3 V$	V <sub>I</sub> = 0.8 V	75			75			μΑ	
I <sub>BHH</sub> §		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75			-75			μΑ	
<sup>I</sup> BHLO	1	$V_{CC} = 3.6 V,$	$V_I = 0$ to $V_{CC}$	500			500			μΑ	
Івнно	#	$V_{CC} = 3.6 V,$	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ	
ΙΕΧ		$V_{CC} = 3 V$	$V_0 = 5.5 V$			125			125	μΑ	
IOZ(PL	J/PD) <sup>☆</sup>	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1		
ICC		$I_{O} = 0$ ,	Outputs low		3.2	5		3.2	5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1		
Δlcc□		V <sub>CC</sub> = 3 V to 3.6 V, On Other inputs at V <sub>CC</sub> or	e input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA	
C <sub>i</sub>		$V_{CC} = 3.3 \text{ V},$	V <sub>I</sub> = 3.3 V or 0		3.5			3.5		pF	
C <sub>io</sub>		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		8			8		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. IBHL should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>II</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

<sup>¶</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high. # An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

Current into an output in the high state when  $V_O > V_{CC}$ 

<sup>\*</sup>High-impedance state during power up or power down

<sup>☐</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

24244555	FROM	то	SN54ALVTH16245		SN74AL\		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or D	B or A	0.5	3.6	0.5	3.6	ns
<sup>t</sup> PHL	A or B		0.5	3.4	0.5	3.4	
<sup>t</sup> PZH	ŌĒ	A or D	1.5	4.9	1.5	4.9	20
<sup>t</sup> PZL	OE	A or B	1.5	4	1	4	ns
<sup>t</sup> PHZ	ŌĒ	A or B	1.5	4.9	1.5	4.9	20
t <sub>PLZ</sub>	OE .		29	4.2	1	4.2	ns

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	SN54ALVTH16245		SN74AL\		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A - :: B	B or A	0.5	3.1	0.5	3.1	
<sup>t</sup> PHL	A or B		0.5	2.9	0.5	2.9	ns
<sup>t</sup> PZH	<del>OE</del>	A D	1	4.2	1	4.2	
tPZL	OE OE	A or B	1.5	3.5	1	3.5	ns
<sup>t</sup> PHZ	- ŌĒ	A or D	1.5	5.3	1.5	5.3	
t <sub>PLZ</sub>		A or B	1.5	5	1.5	5	ns

#### skew

 $t_{ps}$  (pin or transition skew),  $t_{ps} = |t_{PHL} - t_{PHL}|$ 

ps , p.			
	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	LINUT
	TYP	TYP	UNIT
t <sub>ps</sub> max	438	118	ps

# $t_{OST}$ = $|t_{p\Phi m} - t_{p\Phi n}|$ , where $\Phi$ is any edge transition (high to low or low to high) measured between any two outputs (m or n) within any given device (see Note 4)

		V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	LINUT
		TYP	TYP	UNIT
	A–B	227	248	
tost	B–A	223	243	ps


NOTE 4: One output switching,  $T_A = 25^{\circ}C$ 

# $t_{OSHL}/t_{OSLH}$ (common edge skew), $t_{OSHL} = |t_{PHL} max - t_{PHL} min|$ (output skew for low-to-high transitions), and $t_{OSLH} = |t_{PLH} max - t_{PLH} min|$ (output skew for high-to-low transitions) (see Note 4)

		V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	
	TYP	TYP	UNIT	
<sup>t</sup> OSLH		210	145	
<sup>t</sup> OSHL	A–B	243	351	ps
<sup>t</sup> OSLH	B-A	207	136	20
toshl	D-A	238	350	ps


NOTE 4: One output switching,  $T_A = 25^{\circ}C$ 

#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S1</b>		
tPLH/tPHL	Open		
tPLZ/tPZL	2×V <sub>CC</sub>		
tPHZ/tPZH	GND		

VCC	CL	RL	${f v}_{\Delta}$
2.5 V ±0.2 V	30 pF	500 Ω	0.15 V
3.3 V ±0.3 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

15-Jan-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVTH16245GRE4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	Samples
74ALVTH16245VRG4	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT245	Samples
SN74ALVTH16245DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	Samples
SN74ALVTH16245DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	Samples
SN74ALVTH16245GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16245	Samples
SN74ALVTH16245VR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

## **PACKAGE OPTION ADDENDUM**


15-Jan-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

13-Jan-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16245DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74ALVTH16245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVTH16245VR	TVSOP	DGV	48	2000	853.0	449.0	35.0

DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

### PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.

SMALL OUTLINE PACKAGE




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)


<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153