# 74LVC74 Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset

#### **GENERAL DESCRIPTION**

The 74LVC74 device integrates two D-type positive edge-triggered flip-flops in one convenient device with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. It is designed for 1.2V to 3.6V V<sub>CC</sub> operation.

The set and reset are asynchronous active low inputs and operate independently of the clock input. Information on the data input is transferred to the nQ output on the low-to-high transition of the clock pulse. The nD inputs must be stable one set-up time prior to the low-to-high clock transition, for predictable operation.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. The data I/Os and control inputs are over-voltage tolerant. This feature allows the use of this device for downtranslation in a mixed-voltage environment.

### **FEATURES**

- 5V Tolerant Inputs for Interfacing with 5V Logic
- Wide Supply Voltage Range: 1.2V to 3.6V
- CMOS Low Power Consumption
- Direct Interface with TTL Levels
- -40°C to +125°C Operating Temperature Range
- Available in a Green TSSOP-14 Package

# LOGIC SYMBOL



#### **FUNCTION TABLE**

CONTROL INPUT			INPUT	OUT	PUT
nSD	nRD	nCP	nD	nQ	nQ
L	н	Х	X	Н	L
н	L	Х	X	L	Н
L	L	X	X	Н	Н

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

CONTROL INPUT			INPUT	OUT	PUT
nSD	nRD	nCP	nD	nQ <sub>n+1</sub>	nQn+1
Н	Н	↑	L	L	Н
Н	Н	↑	Н	Н	L

H = High Voltage Level

L = Low Voltage Level

 $\uparrow$  = Low-to-High Clock Transition

 $Q_{n+1}$  = State after the Next Low-to-High CP Transition

## LOGIC DIAGRAM



### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVC74	TSSOP-14	-40°C to +125°C	74LVC74XTS14G/TR	74LVC74 XTS14 XXXXX	Tape and Reel, 4000

#### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

XXXXX

- Vendor Code
- Trace Code
  - Date Code Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If yo ave additional comments or questions, please contact your SGMICRO representative directly.

#### ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage, V <sub>CC</sub>	0.5V to 6.5V
Input Voltage, V <sub>I</sub> <sup>(2)</sup>	0.5V to 6.5V
Output Voltage, V <sub>O</sub> <sup>(2)</sup> 0.	5V to V <sub>CC</sub> + 0.5V
Input Clamping Current, I <sub>IK</sub> (V <sub>I</sub> < 0V)	50mA
Output Clamping Current, $I_{OK}$ (V <sub>O</sub> > V <sub>CC</sub> or V	/ <sub>0</sub> < 0V)
	±50mA
Output Current, $I_O$ (V <sub>O</sub> = 0V to V <sub>CC</sub> )	±50mA
Supply Current, I <sub>CC</sub>	100mA
Ground Current, I <sub>GND</sub>	
Junction Temperature <sup>(3)</sup>	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	6000V
CDM	1000V

#### **RECOMMENDED OPERATING CONDITIONS**

Supply Voltage, V <sub>CC</sub>	1.65V to 3.6V
Data Retention Only, Vcc	1.2V to 3.6V
Input Voltage, V <sub>I</sub>	0V to 5.5V
Output Voltage, Vo	$0V$ to $V_{CC}$
Input Transition Rise and Fall Rate, $\Delta t / \Delta V$	
V <sub>CC</sub> = 1.65V to 2.7V	20ns/V (MAX)
V <sub>CC</sub> = 2.7V to 3.6V	10ns/V (MAX)
Operating Temperature Range	40°C to +125°C

#### **OVERSTRESS CAUTION**

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

2. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

### 74LVC74

# **PIN CONFIGURATION**



### **PIN DESCRIPTION**

PIN	NAME	FUNCTION
1, 13	1RD, 2RD	Asynchronous Reset-Direct Inputs (Active Low).
2, 12	1D, 2D	Data Inputs.
3, 11	1CP, 2CP	Clock Inputs (Low-to-High, Edge-Triggered).
4, 10	1SD, 2SD	Asynchronous Set-Direct Inputs (Active Low).
5, 9	1Q, 2Q	True Outputs.
6, 8	1Q, 2Q	Complement Outputs.
7	GND	Ground.
14	Vcc	Supply Voltage.

# **ELECTRICAL CHARACTERISTICS**

(Full = -40°C to +125°C, all typical values are measured at  $V_{CC}$  = 3.3V and  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN	ТҮР	MAX	UNITS
Lligh Lovel Input Veltage	V	V <sub>CC</sub> = 1.2V		Full	1.2			v
High-Level Input Voltage	VIH	$V_{\rm CC}$ = 2.7V to 3	3.6V	Full	2			v
	V	V <sub>CC</sub> = 1.2V		Full			0.1	v
Low-Level Input Voltage	V <sub>IL</sub>	$V_{\rm CC}$ = 2.7V to 3	3.6V	Full			0.8	v
High-Level Output Voltage			$V_{CC}$ = 2.7V to 3.6V, $I_0$ = -100µA	Full	V <sub>CC</sub> - 0.05	V <sub>cc</sub> - 0.005		
	V <sub>он</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$	V <sub>CC</sub> = 2.7V, I <sub>O</sub> = -12mA	Full	2.35	2.57		v
			V <sub>CC</sub> = 3.0V, I <sub>O</sub> = -18mA	Full	2.55	2.82		
			V <sub>CC</sub> = 3.0V, I <sub>O</sub> = -24mA	Full	2.45	2.75		
		$V_{I} = V_{IH} \text{ or } V_{IL}$	$V_{CC}$ = 2.7V to 3.6V, $I_0$ = 100µA	Full		0.005	0.05	
Low-Level Output Voltage	V <sub>OL</sub>		V <sub>CC</sub> = 2.7V, I <sub>O</sub> = 12mA	Full		0.12	0.30	V
			V <sub>CC</sub> = 3.0V, I <sub>O</sub> = 24mA	Full		0.23	0.55	
Input Leakage Current	h	V <sub>CC</sub> = 3.6V, V <sub>I</sub>	= 5.5V or GND	Full		±0.05	±10	μA
Supply Current	Icc	$V_{CC}$ = 3.6V, $V_I$ = $V_{CC}$ or GND, $I_O$ = 0A		Full		0.05	20	μA
Additional Supply Current	ΔI <sub>CC</sub>		Per input pin, $V_{CC}$ = 2.7V to 3.6V, V <sub>I</sub> = V <sub>CC</sub> - 0.6V, I <sub>O</sub> = 0A			0.1	4000	μA
Input Capacitance	Cı	$V_{\rm CC}$ = 0V to 3.6	SV, $V_I = GND$ to $V_{CC}$	+25°C		6		pF

## **DYNAMIC CHARACTERISTICS**

(For test circuit, see Figure 1. All typical values are measured at  $T_A = +25^{\circ}$ C. For  $V_{CC} = 3.0$ V to 3.6V range, typical values are measured at 3.3V, unless otherwise noted.)

PARAMETER	SYMBOL	C	TEMP	MIN	TYP	MAX	UNITS		
		_	V <sub>CC</sub> = 1.2V	+25°C		15			
		nCP to nQ, n $\overline{Q}$ , see Figure 2	V <sub>CC</sub> = 2.7V	+25°C		5			
		soo nguro z	V <sub>CC</sub> = 3.0V to 3.6V	+25℃		4			
			V <sub>CC</sub> = 1.2V	+25℃		16			
Propagation Delay <sup>(1)</sup>	t <sub>PD</sub>	$n\overline{S}D$ to $nQ$ , $n\overline{Q}$ , see Figure 3	V <sub>CC</sub> = 2.7V	+25℃		4		ns	
		See Figure 0	V <sub>CC</sub> = 3.0V to 3.6V	+25℃		3.5			
			V <sub>CC</sub> = 1.2V	+25°C		17			
		$n\overline{R}D$ to $nQ$ , $n\overline{Q}$ , see Figure 3	V <sub>CC</sub> = 2.7V	+25°C		4			
		See Figure 0	V <sub>CC</sub> = 3.0V to 3.6V	+25°C		3.5			
		Clock high or low, see Figure 2	V <sub>CC</sub> = 2.7V	+25°C	5			- ns	
			V <sub>CC</sub> = 3.0V to 3.6V	+25℃		2.5			
Pulse Width	t <sub>w</sub>	Set or reset low, see Figure 3	V <sub>CC</sub> = 2.7V	+25°C	5				
			V <sub>CC</sub> = 3.0V to 3.6V	+25°C		2.5			
D		Set or reset,	V <sub>CC</sub> = 2.7V	+25°C	2.5				
Recovery Time	t <sub>REC</sub>	see Figure 3	V <sub>CC</sub> = 3.0V to 3.6V	+25°C	2			ns	
Oct the Time		nD to nCP,	V <sub>CC</sub> = 2.7V	+25°C	3				
Set-Up Time	t <sub>su</sub>	see Figure 2	V <sub>CC</sub> = 3.0V to 3.6V	+25°C	2.5			ns	
Listed Time a		nD to nCP,	V <sub>CC</sub> = 2.7V	+25°C	2				
Hold Time	t <sub>H</sub>	see Figure 2	V <sub>CC</sub> = 3.0V to 3.6V	+25°C	2			ns	
		nCP.	V <sub>CC</sub> = 2.7V	+25°C		170			
Maximum Frequency f <sub>MAX</sub>	f <sub>MAX</sub>	see Figure 2	V <sub>CC</sub> = 3.0V to 3.6V	+25°C		250		MHz	
Output Skew Time	t <sub>sk(O)</sub>	V <sub>CC</sub> = 3.0V to 3.6V	,	+25°C		0.5		ns	
Power Dissipation Capacitance <sup>(2)</sup>	C <sub>PD</sub>	Per flip-flop, V <sub>I</sub> = G	Per flip-flop, $V_1$ = GND to $V_{CC}$ , $V_{CC}$ = 3.0V to 3.6V			15		pF	

NOTES:

1.  $t_{\text{PD}}$  is the same as  $t_{\text{PLH}}$  and  $t_{\text{PHL}}.$ 

2.  $C_{\text{PD}}$  is used to determine the dynamic power dissipation (P\_D in  $\mu W).$ 

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$ where:

 $f_i$  = input frequency in MHz.

 $f_o$  = output frequency in MHz.

 $C_L$  = output load capacitance in pF.

 $V_{CC}$  = supply voltage in Volts.

N = number of inputs switching.

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 74LVC74

## **TEST CIRCUIT**





Test conditions are given in Table 1.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_O$  of the pulse generator.

#### Figure 1. Test Circuit for Measuring Switching Times

#### **Table 1. Test Conditions**

SUPPLY VOLTAGE	INPUT		LO	AD
Vcc	Vı	t <sub>R</sub> , t <sub>F</sub>	C∟	RL
2.7V	2.7V	≤ 2.5ns	50pF	500Ω
3.0V to 3.6V	2.7V	≤ 2.5ns	50pF	500Ω

#### 74LVC74

#### WAVEFORMS



Test conditions are given in Table 1.

 $V_{M}$  = 1.5V at  $V_{CC} \ge 2.7V$ .

$$V_{M} = 0.5 \times V_{CC}$$
 at  $V_{CC} < 2.7 V_{CC}$ 

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Figure 2. The Clock Input (nCP) to Output (nQ, nQ) Propagation Delays, the Clock Pulse Width, the nD to nCP Set-Up, the nCP to nD Hold Times, and the Maximum Frequency



Test conditions are given in Table 1.

V<sub>M</sub> = 1.5V at V<sub>CC</sub> ≥ 2.7V.

 $V_{\rm M}$  = 0.5 ×  $V_{\rm CC}$  at  $V_{\rm CC}$  < 2.7V.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

# Figure 3. The Set (nSD) and Reset (nRD) Input to Output (nQ, nQ) Propagation Delays, the Set and Reset Pulse Widths, and the nRD to nCP Recovery Time

# PACKAGE OUTLINE DIMENSIONS

# **TSSOP-14**





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	-	nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
A		1.200		0.047	
A1	0.050	0.150	0.002	0.006	
A2	0.800	1.050	0.031	0.041	
b	0.190	0.300	0.007	0.012	
С	0.090	0.200	0.004	0.008	
D	4.860	5.100	0.191	0.201	
E	4.300	4.500	0.169	0.177	
E1	6.250	6.550	0.246	0.258	
е	0.650	) BSC	0.026	BSC	
L	0.500	0.700	0.02	0.028	
Н	0.25	TYP	0.01	TYP	
θ	1°	7°	1°	7°	

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-14	13″	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

#### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	DD0002