# LMR14010A 4V 至 40V、1A 降压转换器 - 具有高效 Eco-mode™

## 1 特性

- 输入电压范围为 4V 至 40V，具有高达 45V 的瞬态保护
- 0.7MHz 开关频率
- 凭借 Eco-mode™，可以在轻负载下实现超高的效率
- 低压降运行
- 输出电流高达 1A
- 精密使能输入
- 过流保护
- 内部补偿
- 内部软启动
- 小型总体解决方案尺寸（TSOT-6L 封装）
- 使用 LMR14010A 并借助 WEBENCH® 电源设计器创建定制设计

## 2 应用

- 智能仪表
- 电器
- 升降机和自动扶梯
- 摄像机

### 简化原理图



Copyright © 2018, Texas Instruments Incorporated

## 3 说明

LMR14010A 是一款 PWM 直流/直流降压稳压器。该器件具有 4V 至 40V 的宽输入范围，因此适用于 从工业 到汽车的各种应用。1µA 的超低关断电流可延长电池寿命。工作频率固定在 0.7MHz，从而允许使用小型外部组件，同时能够最大程度地降低输出纹波电压。在内部实现了软启动和补偿电路，从而限制了外部组件的数量。

LMR14010A 针对高达 1A 的负载电流进行了优化。它具有 0.765V 的标称反馈电压。

该器件具有内置的保护 功能， 如逐周期电流限制、热感应以及在功率耗散过大时关断。LMR14010A 采用薄型 TSOT-6L 封装 (2.9mm × 1.6mm × 0.85mm)。

### 器件信息[1]

| 器件型号 | 封装 | 封装尺寸（标称值） |
|---|---|---|
| LMR14010A | TSOT-6L | 2.9mm x 1.6mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

### 效率与电流间的关系
（$f_{SW}$= 0.7MHz，$V_{IN}$ = 12V，$V_{OUT}$ = 3.3V）

# 目录

# 4  修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| 日期 | 修订版本 | 说明 |
|---|---|---|
| 2018 年 3 月 | * | 初始发行版。 |

# 5 Pin Configuration

**DDC Package
(TOP VIEW)**



## Pin Functions

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| CB | 1 | I | SW FET gate bias voltage. Connect $C_{boot}$ capacitor between CB and SW. |
| FB | 3 | I | Feedback Pin. Set feedback voltage divider ratio with $V_{OUT} = V_{FB}$ (1+(R1/R2)). |
| GND | 2 | G | Ground connection. |
| $\overline{SHDN}$ | 4 | I | Enable and disable input pin(high voltage tolerant). Internal pull-up current source. Pull below 1.25 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors. |
| SW | 6 | O | Switch node. Connect to inductor, diode and $C_{boot}$ capacitor. |
| VIN | 5 | I | Power input voltage pin. Input for internal supply and drain node input for internal high-side MOSFET. |

# 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) [1]

| | | MIN | MAX | UNIT |
|---|---|---|---|---|
| Input Voltages | $V_{IN}$ to GND | −0.3 | 45 | V |
| | $\overline{SHDN}$ to GND | −0.3 | 45 | V |
| | FB to GND | −0.3 | 7 | V |
| | CB to SW | −0.3 | 7 | V |
| Output Voltages | SW to GND | −1 | 45 | V |
| | SW to GND less than 30ns transients | −2 | 45 | V |
| Storage temperature range, $T_{stg}$ | | −55 | 165 | °C |
| Operating junction temperature, $T_J$ | | −0 | 150 | °C |

(1) Stresses at or beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

| | | | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1] | ±1000 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101[2] | ±500 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---|---|---|---|---|
| Buck regulator | Vin | 4 | 40 | V |
| | CB | | 46 | |
| | CB to SW | | 6 | |
| | SW | −0.7 | 40 | |
| | FB | 0 | 5 | |
| Control | $\overline{SHDN}$ | 0 | 40 | |
| Temperature | Operating junction temperature, $T_J$ | −40 | 125 | °C |

## 6.4 Thermal Information

| | THERMAL METRIC[1] | LMR14010A SOT (DDC) 6 PINS | UNIT |
|---|---|---|---|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 102 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 36.9 | |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 28.4 | |

(1) All numbers apply for packages soldered directly onto a 3" x 3" PC board with 2 oz. copper on 4 layers in still air in accordance to JEDEC standards. Thermal resistance varies greatly with layout, copper thickness, number of layers in PCB, power distribution, number of thermal vias, board size, ambient temperature, and air flow.

## 6.5 Electrical Characteristics

$V_{IN}$ = 12V, $\overline{SHDN}$ = $V_{IN}$, $T_J$ = 25°C, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| **INPUT POWER SUPPLY** | | | | | | |
| $V_{IN}$ | Operating input voltage | | 4 | | 40 | V |
| | Shutdown supply current | EN = 0 V | | 1 | 3 | µA |
| | Undervoltage lockout thresholds | Rising | | | 4 | V |
| | | Falling | 3 | | | V |
| | $I_Q$ | ECO mode, no load, $V_{IN}$ = 12 V, not switching | | 30 | | µA |
| **$\overline{SHDN}$ AND UVLO** | | | | | | |
| | Rising $\overline{SHDN}$ Threshold Voltage | | 1.05 | 1.25 | 1.38 | V |
| | $\overline{SHDN}$ PIN current | $\overline{SHDN}$ = 2.3 V | | −4.2 | | µA |
| | | $\overline{SHDN}$ = 0.9 V | | −1 | | µA |
| | Hysteresis current | | | −3 | | µA |
| **HIGH-SIDE MOSFET** | | | | | | |
| | On-resistance | $V_{IN}$ = 12 V, CB to SW = 5.8 V | | 500 | | mΩ |
| $t_{ON-MIN}$ | | | | [1]95 | | ns |
| $D_{MAX}$ | : Maximum duty cycle[1] | | | 96% | | |
| $V_{FB}$ | : Feedback voltage | | 0.74 | 0.765 | 0.79 | V |
| **CURRENT LIMIT** | | | | | | |
| | Current limit threshold | $V_{IN}$ = 12 V | | 1500 | | mA |
| $f_{SW}$ | Switching frequency | | 550 | 700 | 850 | kHz |
| **THERMAL PERFORMANCE** | | | | | | |
| $T_{SHUTDOWN}$ | Thermal shutdown trip point[1] | | | 170 | | °C |
| $T_{HYS}$ [1] | | Hysteresis | | 10 | | °C |

(1) Specified by design.

## 6.6 Typical Characteristics

Unless otherwise noted, $V_{IN}$ = 12 V, L = 22 µH, $C_{OUT}$ = 22 µF, $T_A$ = 25°C

图 1. Efficiency vs Load Current

$f_{SW}$ = 0.7 MHz     $V_{OUT}$ = 12 V

图 2. Efficiency vs Load Current

$f_{SW}$ = 0.7 MHz     $V_{OUT}$ = 5 V

图 3. Load Regulation

$V_{IN}$ = 18 V     $V_{OUT}$ = 12 V

图 4. Supply Current vs Input Voltage (No Load)

$V_{OUT}$ = 5 V

# 7 Detailed Description

## 7.1 Overview

The LMR14010A device is a 40-V, 1-A step-down (buck) regulator. The buck regulator has a very low-quiescent current during the light load to prolong the battery life.

The LMR14010A improves performance during line and load transients by implementing a constant frequency, current mode control which reduces output capacitance and simplifies frequency compensation design. The LMR14010A reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor on the CB to SW pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The LMR14010A can operate at high duty cycles because of the boot UVLO and small refresh FET. The output voltage can be stepped down to as low as the 0.765-V reference. Internal soft start is featured to minimize inrush currents.

## 7.2 Functional Block Diagram

## 7.3 Feature Description

### 7.3.1 Fixed Frequency PWM Control

The LMR14010A operates at a fixed frequency, and it implements peak current mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the internal COMP node. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the level set by the internal COMP voltage, the power switch is turned off. The internal COMP node voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP node voltage to a maximum level.

### 7.3.2 Bootstrap Voltage (CB)

The LMR14010A has an integrated boot regulator, and requires a small ceramic capacitor between the CB and SW pins to provide the gate drive voltage for the high side MOSFET. The CB capacitor is refreshed when the high side MOSFET is off and the low side diode conducts.

To improve drop out, the LMR14010A is designed to operate at 96% duty cycle as long as the CB to SW pin voltage is greater than 3.2 V. When the voltage from CB to SW drops below 3.2 V, the high-side MOSFET is turned off using an UVLO circuit which allows the low side diode to conduct and refresh the charge on the CB capacitor. Since the supply current sourced from the CB capacitor is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is high.

Attention must be taken in maximum duty cycle applications with light load. To ensure SW can be pulled to ground to refresh the CB capacitor, an internal circuit will charge the CB capacitor when the load is light or the device is working in dropout condition.

### 7.3.3 Setting the Output Voltage

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown on the front page schematic. The feedback pin voltage 0.765 V, so the ratio of the feedback resistors sets the output voltage according to the following equation: $V_{OUT}$ = 0.765 V (1+(R1/R2)). Typically R2 will be given as 1 kΩ to 100 kΩ for a starting value. To solve for R1 given R2 and $V_{OUT}$ uses R1 = R2 (($V_{OUT}$/0.765 V) – 1).

### 7.3.4 Enable ($\overline{\text{SHDN}}$) and $V_{IN}$ Undervoltage Lockout

The LMR14010A $\overline{\text{SHDN}}$ pin is a high-voltage tolerant input with an internal pull-up circuit. The device can be enabled even if the $\overline{\text{SHDN}}$ pin is floating. The regulator can also be turned on using 1.25-V or higher logic signals. If the use of a higher voltage is desired due to system or other constraints it may be used. A 100-kΩ or larger resistor is recommended between the applied voltage and the $\overline{\text{SHDN}}$ pin to protect the device. When $\overline{\text{SHDN}}$ is pulled down to 0 V, the chip is turned off and enters the lowest shutdown current mode. In shutdown mode the supply current will be decreased to approximately 1 µA. If the shutdown function is not to be used, the $\overline{\text{SHDN}}$ pin may be tied to $V_{IN}$. The maximum voltage to the $\overline{\text{SHDN}}$ pin should not exceed 40 V.

The LMR14010A has an internal UVLO circuit to shutdown the output if the input voltage falls below an internally fixed UVLO threshold level. This ensures that the regulator is not latched into an unknown state during low input voltage conditions. The regulator will power up when the input voltage exceeds the UVLO voltage level. If there is a requirement for a higher UVLO voltage, the $\overline{\text{SHDN}}$ can be used to adjust the input voltage UVLO by using external resistors.

### 7.3.5 Current Limit

The LMR14010A implements current mode control which uses the internal COMP voltage to turn off the high side MOSFET on a cycle by cycle basis. Each cycle the switch current and internal COMP voltage are compared, when the peak switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP node high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

**Feature Description (接下页)**

### 7.3.6 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C typical. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the junction temperature decreases below 160°C typical, the device reinitiates the power-up sequence.

## 7.4 Device Functional Modes

### 7.4.1 Continuous Conduction Mode

The LMR14010A steps the input voltage down to a lower output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the buck regulator operates in two cycles. The power switch is connected between VIN and SW. In the first cycle of operation the transistor is closed and the diode is reverse biased. Energy is collected in the inductor, the load current is supplied by $C_{OUT}$ and the current through the inductor is rising. During the second cycle the transistor is open and the diode is forward biased due to the fact that the inductor current cannot instantaneously change direction. The energy stored in the inductor is transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as: $D = V_{OUT}/V_{IN}$ and $D' = (1\text{-}D)$ where D is the duty cycle of the switch, D and D' will be required for design calculations.

### 7.4.2 Eco-mode™

The LMR14010A operates in Eco-mode™ at light-load currents to improve efficiency by reducing switching and gate drive losses. For Eco-mode™ operation, the LMR14010A senses peak current, not average or load current, so the load current where the device enters Eco-mode™ is dependent on $V_{IN}$, $V_{OUT}$ and the output inductor value. When the load current is low and the output voltage is within regulation, the device enters Eco-mode™ (see 图 12) and draws only 28-μA input quiescent current.

# 8 Application and Implementation

## 8.1 Application Information

The LMR14010A is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1 A. The following design procedure can be used to select components for the LMR14010A. This section presents a simplified discussion of the design process.

## 8.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

图 5. LMR14010A Application Circuit, 5-V Output

### 8.2.1 Design Requirements

#### 8.2.1.1 Step-By-Step Design Procedure

This example details the design of a high-frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level:

| PARAMETER | | VALUE |
|---|---|---|
| Input voltage, $V_{IN}$ | | 9 V to 16 V, typical 12 V |
| Output voltage, $V_{OUT}$ | | 5.0 V ± 3% |
| Maximum output current example $I_{O\_max}$ | | 1 A |
| Minimum output current example $I_{O\_min}$ | | 0.1 A |
| Transient response 0.03 A to 0.6 A | | 5% |
| Output voltage ripple | | 1% |
| Switching frequency $f_{SW}$ | | 700 kHz |
| Target during load transient | Overvoltage peak value | 106% of output voltage |
| | Undervoltage value | 91% of output voltage |

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 *Custom Design With WEBENCH® Tools*

Click here to create a custom design using the LMR14010A device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ($V_{IN}$), output voltage ($V_{OUT}$), and output current ($I_{OUT}$) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 *Output Inductor Selection*

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages. Since the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. 公式 1 is used to calculate the minimum value of the output inductor, where $K_{IND}$ is ripple current percentage. A reasonable value is setting the ripple current to be 30% ($K_{IND}$) of the DC output current. For this design example, the minimum inductor value is calculated to be 16.4 µH, and a nearest standard value was chosen: 22 µH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from 公式 3 and 公式 4. The inductor ripple current is 0.22 A, and the RMS current is 1 A. As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. A good starting point for most applications is 22 µH with a 1.6-A current rating. Using a rating near 1.6 A will enable the LMR14010A to current limit without saturating the inductor. This is preferable to the LMR14010A going into thermal shutdown mode and the possibility of damaging the inductor if the output is shorted to ground or other long-term overload.

$$L_{o\,\min} \quad \frac{V_{in\,\max} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{in\,\max} \times f_{sw}} \tag{1}$$

$$I_{ripple} \quad \frac{V_{out} \times (V_{in\,\max} - V_{out})}{V_{in\,\max} \times L_o \times f_{sw}} \tag{2}$$

$$I_{L\text{-}RMS} \quad \sqrt{I_o^2 + \frac{1}{12} I_{ripple}^2} \tag{3}$$

$$I_{L-peak} \quad I_o + \frac{I_{ripple}}{2} \tag{4}$$

### 8.2.2.3 Output Capacitor Selection

The selection of $C_{OUT}$ is mainly driven by three primary considerations. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 5 shows the minimum output capacitance necessary to accomplish this. For this example, the transient load response is specified as a 3% change in Vout for a load step from 0.1 A to 1 A (full load). For this example, $\Delta I_{OUT}$ = 1 - 0.1 = 0.9 A and $\Delta V_{OUT}$ = 0.03 × 5 = 0.15 V. Using these numbers gives a minimum capacitance of 17.1 µF. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. Equation 6 is used to calculate the minimum capacitance to keep the output voltage overshoot to a desired value. Where L is the value of the inductor, $I_{OH}$ is the output current under heavy load, $I_{OL}$ is the output under light load, Vf is the final peak output voltage, and Vi is the initial capacitor voltage. For this example, the worst case load step will be from 1 A to 0.1 A. The output voltage will increase during this load transition and the stated maximum in our specification is 3 % of the output voltage. This will make Vo_overshoot = 1.03 × 5 = 5.15 V. Vi is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 6 yields a minimum capacitance of 14.3 µF.

Equation 7 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, Vo_ripple is the maximum allowable output voltage ripple, and IL_ripple is the inductor ripple current. Equation 7 yields 0.26 µF.

Equation 8 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 8 indicates the ESR should be less than 680 mΩ. Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which will increase this minimum value. For this example, 22 µF ceramic capacitors will be used. Capacitors in the range of 4.7 µF to 100 µF are a good starting point with an ESR of 0.7 Ω or less.

$$C_{out} > \frac{2 \times \Delta I_{out}}{fsw \times \Delta V_{out}} \tag{5}$$

$$C_{out} > L_o \times \frac{(Ioh^2 - Iol^2)}{(Vf^2 - Vi^2)} \tag{6}$$

$$C_{out} > \frac{1}{8 \times fsw} \times \frac{1}{\dfrac{V_{o\_ripple}}{I_{L\_ripple}}} \tag{7}$$

$$R_{ESR} < \frac{V_{o\_ripple}}{I_{L\_ripple}} \tag{8}$$

### 8.2.2.4 Schottky Diode Selection

The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. In the target application, the current rating for the diode should be equal to the maximum output current for best reliability in most applications. In cases where the input voltage is not much greater than the output voltage the average diode current is lower. In this case it is possible to use a diode with a lower average current rating, approximately (1-D) × IOUT, however the peak current rating should be higher than the maximum load current. A 1-A to 2-A rated diode is a good starting point.

### 8.2.2.5 Input Capacitor Selection

A low ESR ceramic capacitor is needed between the VIN pin and ground pin. This capacitor prevents large voltage transients from appearing at the input. Use a 1-µF to 10-µF value with X5R or X7R dielectric. Depending on construction, a ceramic capacitor's value can decrease up to 50% of its nominal value when rated voltage is applied. Consult with the capacitor manufactures data sheet for information on capacitor derating over voltage and temperature. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the LMR14010A. The input ripple current can be calculated using below Equations.

For this example design, one 2.2-µF, 50-V capacitor is selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 10. Using the design example values, $I_{OUTMAX}$ = 1 A, $C_{IN}$ = 2.2 µF, $f_{SW}$ = 700 kHz, yields an input voltage ripple of 162 mV and an rms input ripple current of 0.5 A.

$$I_{cirms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{in\,min}} \times \frac{(V_{in\,min} - V_{out})}{V_{in\,min}}}$$

(9)

$$\Delta V_{in} = \frac{I_{out\,max} \times 0.25}{C_{in} \times fsw}$$

(10)

### 8.2.2.6 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor or larger is recommended for the bootstrap capacitor ($C_{boot}$). For applications where the input voltage is close to output voltage a larger capacitor is recommended, generally 0.1 µF to 1 µF to ensure plenty of gate drive for the internal switches and a consistently low $R_{DSON}$. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

Below are the recommended typical output voltage inductor/capacitor combinations for optimized total solution size.

| P/N | $V_{OUT}$ (V) | R1 (kΩ) | R2 (kΩ) | L (µH) | $C_{OUT}$ (µF) |
|---|---|---|---|---|---|
| LMR14010A | 5 | 54.9 (1%) | 10 (1%) | 22 | 22 |
| LMR14010A | 5.7 | 64.9 (1%) | 10 (1%) | 22 | 22 |
| LMR14010A | 12 | 147 (1%) | 10 (1%) | 22 | 10 |

### 8.2.3  Application Performance Curves

Unless otherwise noted, $V_{IN}$ = 12 V, L = 22 µH, $C_{OUT}$ = 22 µF, $T_A$ = 25°C



图 6. Switching Node and Output Voltage
Waveform ($V_{IN}$ = 12 V, $V_{OUT}$ = 5 V, $I_{Load}$ = 1 A)



图 7. Load Transient Between 0.1 A and 1 A
($V_{IN}$= 12 V, $V_{OUT}$ = 5 V)



图 8. Start-up Waveform
($V_{IN}$ = 18 V, $V_{OUT}$= 12 V, $I_{Load}$= 800 mA)



图 9. Shutdown Waveform
($V_{IN}$ = 18 V, $V_{OUT}$ = 12 V, $I_{Load}$= 800 mA)



图 10. Start-Up Waveform
($V_{IN}$ = 12 V, $V_{OUT}$ = 5 V, $I_{Load}$ = 800 mA)



图 11. Shutdown Waveform
($V_{IN}$ = 12 V, $V_{OUT}$ = 5 V, $I_{Load}$= 800 mA)

Unless otherwise noted, $V_{IN}$ = 12 V, L = 22 µH, $C_{OUT}$ = 22 µF, $T_A$ = 25°C



$V_{OUT}$ (20 mV/DIV, AC coupled)

$I_{INDUCTOR}$ (100 mA/DIV)

$V_{SW}$ (5 V/DIV)

Time (200 µs/DIV)

**图 12. Eco-mode™ Operation ($V_{IN}$ = 12 V, $V_{OUT}$ = 5 V, No Load)**

# 9 Power Supply Recommendations

The LMR14010A is designed to operate from an input voltage supply range between 4 V and 40 V. This input supply should be able to withstand the maximum input current and maintain a voltage above 4 V. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMR14010A supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR14010A, additional bulk capacitance may be required in addition to the ceramic input capacitors.

# 10 Layout

## 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The feedback network, resistors R1 and R2, should be kept close to the FB pin, and away from the inductor to minimize coupling noise into the feedback pin.
2. The input capacitor $C_{IN}$ must be placed close to the $V_{IN}$ pin. This will reduce copper trace inductance which effects input voltage ripple of the device.
3. The inductor L1 should be placed close to the SW pin to reduce magnetic and electrostatic noise.
4. The output capacitor $C_{OUT}$ should be placed close to the junction of L1 and the diode D1. The L1, D1 and $C_{OUT}$ trace should be as short as possible to reduce conducted and radiated noise.
5. The ground connection for the diode, $C_{IN}$ and $C_{OUT}$ should be tied to the system ground plane in only one spot (preferably at the $C_{OUT}$ ground point) to minimize conducted noise in the system ground plane.

## 10.2 Layout Example



图 13. LMR14010A Layout Example

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| LMR14010ADDCR | ACTIVE | SOT-23-THIN | DDC | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1N72 | Samples |
| LMR14010ADDCT | ACTIVE | SOT-23-THIN | DDC | 6 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1N72 | Samples |

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2) RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4214841/B  11/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

6X (1.1)

SYMM

1

6X (0.6)

6

SYMM

4X (0.95)

3

4

(R0.05) TYP

(2.7)

### LAND PATTERN EXAMPLE
EXPLOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

EXPOSED METAL

0.07 MAX
ARROUND

0.07 MIN
ARROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

### SOLDERMASK DETAILS

4214841/B   11/2020

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SYMM ℄

6X (1.1)

1

6X (0.6)

6

SYMM ℄

4X(0.95)

3

4

(R0.05) TYP

(2.7)

SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/B   11/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
7. Board assembly site may have different recommendations for stencil design.