



LM8272

SNOS515F-OCTOBER 2000-REVISED AUGUST 2015

LM8272 Dual RRIO, High Output Current & Unlimited Cap Load Op Amp in Miniature Package

Sample &

Buy

1 Features

(V_S = 12V, T_A = 25°C, Typical values unless specified).

Product

Folder

- GBWP 15MHz
- Wide supply voltage range 2.5 V to 24 V
- Slew rate 15 V/µs
- Supply current/channel 0.95 mA
- Cap load tolerance Unlimited
- Output short circuit current ±13 0mA
- Output current (1 V from rails) ±65 mA
- Input common mode voltage 0.3 V beyond rails
- Input voltage noise 15 nV/√Hz
- Input current noise 1.4 pA/√Hz

2 Applications

- TFT-LCD flat panel V_{COM} driver
- A/D converter buffer
- High side/low side sensing
- Headphone amplifier

3 Description

Tools &

Software

The LM8272 is a Rail-to-Rail input and output Op Amp which can operate with a wide supply voltage range. This device has high output current drive, greater than Rail-to-Rail input common mode voltage range, and unlimited capacitive load drive capability, while requiring only 0.95mA/channel supply current. It is specifically designed to handle the requirements of flat panel TFT panel V_{COM} driver applications as well as being suitable for other low power and medium speed applications which require ease of use and enhanced performance over existing devices.

Greater than Rail-to-Rail input common mode voltage range with 50 dB of Common Mode Rejection allows high side and low side sensing among many applications without concerns for exceeding the range and with no compromise in accuracy. An exceptionally wide operating supply voltage range of 2.5 V to 24 V removes any concerns over functionality under extreme conditions and offers flexibility of use in multitude of applications. In addition, most device parameters are insensitive to power supply variations. This design enhancement is yet another step in simplifying its usage.

The LM8272 is offered in the 8-pin VSSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM8272	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Large Signal Step Response for Various Cap. Load



Simplified Schematic



Table of Contents

8

9

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	5V Electrical Characteristics	5
	6.6	12V Electrical Characteristics	6
	6.7	Typical Performance Characteristics	8
7	Арр	lication and Implementation	14
	7.1	Block Diagram and Operational Description	

	A) Input Stage:	. 14
7.2	B) Output Stage:	. 15
7.3	C) Output Voltage Swing Close to V ⁻ :	. 15
7.4	Driving Capactive Loads:	. 16
7.5	Estimating the Output Voltage Swing	. 16
7.6	Output Short Circuit Current and Dissipation	
	Issues:	. 17
7.7	Other Application Hints:	. 18
7.8	LM8272 Advantages:	. 18
Dev	ice and Documentation Support	. 19
8.1	Community Resources	. 19
8.2	Trademarks	. 19
8.3	Electrostatic Discharge Caution	. 19
8.4	Glossary	. 19
Mec	hanical, Packaging, and Orderable	
Info	rmation	. 19

Page

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision E (August 2014) to Revision F		
•	Changed pin 5 From: -IN B To: +IN B Non-Inverting Input B in the Pin Functions table	3	
•	Changed pin 6 From: +IN B To: -IN B Inverting Input B in the Pin Functions table	3	
•	Moved "Storage temperature range" to the Absolute Maximum Ratings ⁽¹⁾⁽²⁾	4	
•	Changed Handling Ratings To: ESD Ratings	4	

Changes from Revision D (March 2013) to Revision E

	Changed data sheet structure and organization. Added, updated, or renamed the following sections: Device Information Table, Application and Implementation; Power Supply Recommendations; Mechanical, Packaging, and	
	Ordering Information.	. 1
•	Deleted T _J = 25°C	. 5
•	Deleted $T_J = 25^{\circ}C$. 6

Cł	nanges from Revision C (March 2013) to Revision D F	Page Page	
•	Changed layout of National Data Sheet to TI format	. 18	

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NUMBER	NAME	I/O	DESCRIPTION
1	OUT A	0	Output A
2	-IN A	I	Inverting Input A
3	+IN A	I	Non-Inverting Input A
4	V-	I	Negative Supply
5	+IN B	I	Non-Inverting Input B
6	-IN B	I	Inverting Input B
7	OUT B	0	Output B
8	V+	Ι	Positive Supply

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

		MIN MAX	UNIT
V _{IN} Differential		+/-10	V
Output Short Circuit Duration		See ⁽³⁾⁽⁴⁾	
Supply Voltage (V ⁺ - V ⁻)		27	V
Voltage at Input/Output pins		V ⁺ +0.3, V ⁻ -0.3	V
Junction Temperature ⁽⁵⁾		+150	°C
Storage temperature range, T _s	lg	-65 +150	°C
Soldering Information:	Infrared or Convection (20 sec.)	235	°C
	Wave Soldering (10 sec.)	260	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(4) Output short circuit duration is infinite for VS ≤ 6 V at room temperature and below. For VS > 6 V, allowable short circuit duration is 1.5 ms.

(5) The maximum power dissipation is a function of TJ(max), R_{θJA} and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(max) - TA)/ R_{θJA}. All numbers apply for packages soldered directly onto a PC board.

6.2 ESD Ratings

			VALUE	UNIT
V	Electroptotic discharge (1)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾	±2000	V
V _(ESD)	Electrostatic discharge ⁽¹⁾	Machine Model (MM) ⁽³⁾	±200	v

(1) Human body model, 1.5 k Ω in series with 100 pF. Machine Model, 0 Ω is series with 200 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply Voltage (V ⁺ - V ⁻)	2.5	24	V
Operating Temperature Range ⁽¹⁾	-40	+85	°C

(1) The maximum power dissipation is a function of TJ(max), $R_{\theta JA}$, and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(max) - TA)/ $R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		UNIT
			UNIT
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽²⁾	235	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953. (2) The maximum power dissipation is a function of TJ(max), $R_{\theta JA}$, and TA. The maximum allowable power dissipation at any ambient

(2) The maximum power dissipation is a function of TJ(max), $R_{\theta,JA}$, and TA. The maximum allowable power dissipation at a temperature is PD = (TJ(max) - TA)/ $R_{\theta,JA}$. All numbers apply for packages soldered directly onto a PC board.

6.5 5V Electrical Characteristics

Unless otherwise specified, all limited ensured for V⁺ = 5V, V⁻ = 0V, V_{CM} = 0.5V, V_O = V⁺/2, and R_L > 1M Ω to V⁻. Boldface limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	LIMIT ⁽²⁾	UNIT
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V \& V_{CM} = 4.5V$	+/-0.7	+/-5 +/- 7	mV max
TC V _{OS}	Input Offset Average Drift	$V_{CM} = 0.5 V \& V_{CM} = 4.5 V^{(3)}$	+/-2	_	µV/°C
I _B	Input Bias Current	See ⁽⁴⁾	_	±2.00 ±2.70	μA max
I _{OS}	Input Offset Current		20	250 400	nA max
CMRR	Common Mode Rejection Ratio	$V_{\mbox{CM}}$ stepped from 0V to 5V	80	64 61	dB min
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ from 4.5V to 13V	100	78 74	dB min
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0.0	V max
			5.3	5.1 5.0	V min
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 0.5 \text{ to } 4.5 \text{V},$ $R_{L} = 10 \text{k}\Omega \text{ to V}^{+}/2$	80	64 60	dB min
Vo	Output Swing High	$R_L = 10k\Omega$ to V ⁻	4.93	4.85	V
		I _{SOURCE} = 5mA	4.85	4.70	min
	Output Swing	$R_L = 10k\Omega$ to V ⁺	215	250	mV
	Low	I _{SINK} = 5mA	300	350	max
I _{SC}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV ⁽⁵⁾	100	_	~^^
		Sinking to V ⁺ V _{ID} = -200 mV ⁽⁵⁾	100	_	mA
I _{OUT}	Output Current	$V_{ID} = \pm 200 \text{mV}$, $V_O = 1 \text{V}$ from rails	±55	_	mA
I _S	Supply Current (Both Channel)	No load, $V_{CM} = 0.5V$	1.8	2.3 2.8	mA max
SR	Slew Rate ⁽⁶⁾	$A_V = +1, V_I = 5V_{PP}$	12	—	V/µs
f _u	Unity Gain Frequency	$V_I = 10mVp$, $R_L = 2K\Omega$ to $V^+/2$	7.5	_	MHz
GBWP	Gain-Bandwidth Product	f = 50KHz	13	—	MHz
Phi _m	Phase Margin	$V_I = 10mVp$, $R_L = 2k\Omega$ to $V^+/2$	55	_	deg
e _n	Input-Referred Voltage Noise	$f = 2KHz, R_S = 50\Omega$	15	_	nV/√Hz
i _n	Input-Referred Current Noise	f = 2KHz	1.4	_	pA/√ Hz
f _{max}	Full Power Bandwidth	$Z_{L} = (20 pF 10 k\Omega)$ to V ⁺ /2	700		kHz
-					

(1) Typical Values represent the most likely parametric norm.

(2)

All limits are ensured by testing or statistical analysis. Offset voltage average drift determined by dividing the change in VOS at temperature extremes into the total temperature change. (3)

(4)

Positive current corresponds to current flowing into the device. Short circuit test is a momentary test. Output short circuit duration is infinite for $V_S \le 6V$ at room temperature and below. For $V_S > 6V$, (5) allowable short circuit duration is 1.5ms.

(6) Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.

6.6 12V Electrical Characteristics

Unless otherwise specified, all limited ensured for V⁺ = 12V, V⁻ = 0V, V_{CM} = 6V, V_O = 6V, and R_L > 1M Ω to V⁻. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	LIMIT ⁽²⁾	UNIT		
V _{OS}	Input Offset Voltage	V _{CM} = 0.5V & V _{CM} = 11.5V	+/-0.7	+/-7 +/- 9	mV max		
TC V _{OS}	Input Offset Average Drift	$V_{CM} = 0.5V \& V_{CM} = 11.5V^{(3)}$	+/-2	_	μV/°C		
I _B	Input Bias Current	See ⁽⁴⁾	_	±2.00 ±2.80	μA max		
I _{OS}	Input Offset Current		30	275 550	nA max		
CMRR	Common Mode Rejection Ratio	$V_{\mbox{CM}}$ stepped from 0V to 12V	88	74 72	dB min		
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ from 4.5V to 13V, V _{CM} = 0.5V	100	78 74	dB min		
-PSRR	Negative Power Supply Rejection Ratio		85	_	dB		
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0	V max		
			12.3	12.1 12.0	V min		
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 1V$ to $11V$ $R_{L} = 10k\Omega$ to $V^{+}/2$	83	74 70	dB min		
Vo	Output Swing High Output Swing Low	R_L 10k Ω to V ⁺ /2	11.8	11.7	V		
		I _{SOURCE} = 5mA	11.6	11.5	min		
		$R_L = 10k\Omega$ to V ⁺ /2	0.25	0.3	V		
		I _{SINK} = 5mA	.40	.45	max		
I _{SC}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV $^{(5)}$	130	110	mA		
		Sinking to V ⁺ $V_{ID} = 200 \text{mV}^{(5)}$	130	110	min		
I _{OUT}	Output Current	$V_{ID} = \pm 200 \text{mV}, V_O = 1 \text{V}$ from rails	±65	—	mA		
I _S	Supply Current (Both Channel)	No load, $V_{CM} = 0.5V$	1.9	2.4 2.9	mA max		
SR	Slew Rate ⁽⁶⁾	$A_V = +1, V_I = 10V_{PP}, C_L = 10pF$	15	_	V/µs		
		$A_V = +1, V_I = 10V_{PP}, C_L = 0.1 \mu F$	1	—	v/µs		
R _{OUT}	Close Loop Output Resistance	$A_V = +1$, f = 100KHz	3	—	Ω		
f _u	Unity Gain Frequency	$V_I = 10mVp$, $R_L = 2k\Omega$ to $V^+/2$	8	_	MHz		
GBWP	Gain-Bandwidth Product	f = 50KHz	15	—	MHz		
Phi _m	Phase Margin	$V_I = 10mVp$, $R_L = 2k\Omega$ to $V^+/2$	57	—	Deg		
GM	Gain Margin	$V_I = 10mVp$, $R_L = 2k\Omega$ to $V^+/2$	20	—	dB		
-3dB BW	Small Signal -3db Bandwidth	$A_V = +1$, $R_L = 2k\Omega$ to $V^+/2$	12.5	_			
		A_V = +1, R_L = 600 $ to V^+\!/2$	10.5	—	MHz		
		$A_V = +10$, $R_L = 600\Omega$ to V ⁺ /2	1.0	—			

(1) Typical Values represent the most likely parametric norm.

(2) All limits are ensured by testing or statistical analysis.

(3) Offset voltage average drift determined by dividing the change in VOS at temperature extremes into the total temperature change.

(4) Positive current corresponds to current flowing into the device.

(5) Short circuit test is a momentary test. Output short circuit duration is infinite for VS ≤ 6V at room temperature and below. For VS > 6V, allowable short circuit duration is 1.5ms.

(6) Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.

12V Electrical Characteristics (continued)

Unless otherwise specified, all limited ensured for V⁺ = 12V, V⁻ = 0V, V_{CM} = 6V, V_O = 6V, and R_L > 1M Ω to V⁻. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	LIMIT ⁽²⁾	UNIT
e _n	Input-Referred Voltage Noise	$f = 2KHz, R_S = 50\Omega$	15	_	nV/√Hz
i _n	Input-Referred Current Noise	f = 2KHz	1.4	_	pA/√Hz
f _{max}	Full Power Bandwidth	$Z_{L} = (20 pF 10 k\Omega)$ to V ⁺ /2	300	—	kHz
THD+N	Total Harmonic Distortion +Noise	$A_V = +2$, $R_L = 2k\Omega$ to V ⁺ /2 V _O = 8V _{PP} , V _S = ±5V	0.02%	—	
CT Rej.	Cross-Talk Rejection	f = 5MHz, Driver R_L = 10k Ω to V ⁺ /2	68	_	dB

6.7 Typical Performance Characteristics











Typical Performance Characteristics (continued)



7 Application and Implementation

7.1 Block Diagram and Operational Description A) Input Stage:

As seen in Figure 35, the input stage consists of two distinct differential pairs (Q1-Q2 and Q3-Q4) in order to accommodate the full Rail-to-Rail input common mode voltage range. The voltage drop across R5, R6, R7 and R8 is kept to less than 200 mV in order to allow the input to exceed the supply rails. Q13 acts as a switch to steer current away from Q3-Q4 and into Q1-Q2, as the input increases beyond 1.4 of V⁺. This in turn shifts the signal path from the bottom stage differential pair to the top one and causes a subsequent increase in the supply current.

In transitioning from one stage to another, certain input stage parameters (V_{OS} , I_b , I_{OS} , e_n , and i_n) are determined based on which differential pair is "on" at the time. Input Bias current, I_b , will change in value and polarity as the input crosses the transition region. In addition, parameter such as PSRR and CMRR which involve the input offset voltage will also be effected by changes in V_{CM} across the differential pair transition region.



Figure 35. Simplified Schematic Diagram

Block Diagram and Operational Description A) Input Stage: (continued)

The input stage is protected with the combination of R9-R10 and D1, D2, D3 and D4 against differential input over-voltages. This fault condition could otherwise harm the differential pairs or cause offset voltage shift in case of prolonged over voltage. As shown in Figure 36, if this voltage reaches approximately $\pm 1.4V$ at 25°C, the diodes turn on and current flow is limited by the internal series resistors (R9 and R10). The Absolute Maximum Rating of $\pm 10V$ differential on V_{IN} still needs to be observed. With temperature variation, the point were the diodes turn on will change at the rate of 5mV/°C



Figure 36. Input Stage Current vs. Differential Input Voltage

7.2 B) Output Stage:

The output stage (see Figure 35) is comprised of complimentary NPN and PNP common-emitter stages to permit voltage swing to within a $V_{ce(sat)}$ of either supply rail. Q9 supplies the sourcing and Q10 supplies the sinking current load. Output current limiting is achieved by limiting the V_{ce} of Q9 and Q10. Using this approach to current limiting alleviates the drawback to the conventional scheme which requires one V_{be} reduction in output swing.

The frequency compensation circuit includes Miller capacitors from collector to base of each output transistor (see Figure 35, C_{comp9} and C_{comp10}). At light capacitive loads, the high frequency gain of the output transistors is high, and the Miller effect increases the effective value of the capacitors thereby stabilizing the Op Amp. Large capacitive loads greatly decrease the high frequency gain of the output transistors thus lowering the effective internal Miller capacitance - the internal pole frequency increases at the same time a low frequency pole is created at the Op Amp output due to the large load capacitor. In this fashion, the internal dominant pole compensation, which works by reducing the loop gain to less than 0dB when the phase shift around the feedback loop is more than 180°, varies with the amount of capacitive load and becomes less dominant when the load capacitor has increased enough. Hence the Op Amp is very stable even at high values of load capacitance resulting in the uncharacteristic feature of stability under all capacitive loads.

7.3 C) Output Voltage Swing Close to V⁻:

The LM8272's output stage design allows voltage swings to within millivolts of either supply rail for maximum flexibility and improved useful range. Because of this design architecture, as can be seen from Figure 35 diagram, with Output approaching either supply rail, either Q9 or Q10 Collector-Base junction reverse bias will decrease. With output less than a V_{be} from either rail, the corresponding output transistor operates near saturation. In this mode of operation, the transistor will exhibit higher junction capacitance and lower f_t which will reduce Phase Margin. With the Noise Gain (NG = 1 + Rf/Rg, Rf & Rg are external gain setting resistors) of 2 or higher, there is sufficient Phase Margin that this reduction (in Phase Margin) is of no consequence. However, with lower Noise Gain (<2) and with less than 150mV voltage to the supply rail, if the output loading is light, the Phase Margin reduction could result in unwanted oscillations.

C) Output Voltage Swing Close to V⁻: (continued)

In the case of the LM8272, due to inherent architectural specifics, the oscillation occurs only with respect to Q10 when output swings to within 150mV of V⁻. However, if Q10 collector current is larger than its idle value of a few microamps, the Phase Margin loss becomes insignificant. In this case, 300µA is the required Q10 collector current to remedy this situation. Therefore, when all the aforementioned critical conditions are present at the same time (NG < 2, V_{OUT} < 150mV from supply rails, & output load is light) it is possible to ensure stability by adding a load resistor to the output to provide the necessary Q10 minimum Collector Current (300µA).

For 12V (or ±6V) operation, for example, add a $39k\Omega$ resistor from the output to V⁺ to cause 300μ A output sinking current and ensure stability. This is equivalent to about 15% increase in total quiescent power dissipation.

7.4 Driving Capactive Loads:

The LM8272 is specifically designed to drive unlimited capacitive loads without oscillations (see Figure 25). In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads (Settling Time and Slew Rate vs. Cap Load plot). The combination of these features is ideal for applications such as TFT flat panel buffers, A/D converter input amplifiers, etc.

However, as in most Op Amps, addition of a series isolation resistor between the Op Amp and the capacitive load improves the settling and overshoot performance.

Output current drive is an important parameter when driving capacitive loads. This parameter will determine how fast the output voltage can change. Referring to Figure 25, two distinct regions can be identified. Below about 10,000pF, the output Slew Rate is solely determined by the Op Amp's compensation capacitor value and available current into that capacitor. Beyond 10nF, the Slew Rate is determined by the Op Amp's available output current. An estimate of positive and negative slew rates for loads larger than 100nF can be made by dividing the short circuit current value by the capacitor.

7.5 Estimating the Output Voltage Swing

It is important to keep in mind that the steady state output current will be less than the current available when there is an input overdrive present. For steady state conditions, Figure 37 and Figure 38 plots can be used to predict the output swing. These plots also show several load lines corresponding to loads tied between the output and ground. In each case, the intersection of the device plot at the appropriate temperature with the load line would be the typical output swing possible for that load. For example, a 600- Ω load can accommodate an output swing to within 100mV of V⁻ and to 250mV of V⁺ (V_S = ±5V) corresponding to a typical 9.65V_{PP} unclipped swing.



Figure 37. Steady State Output Sourcing Characteristics with Load Lines

Estimating the Output Voltage Swing (continued)



Figure 38. Steady State Output Sinking Characteristics with Load Lines

7.6 Output Short Circuit Current and Dissipation Issues:

The LM8272 output stage is designed for maximum output current capability. Even though momentary output shorts to ground and either supply can be tolerated at all operating voltages, longer lasting short conditions can cause the junction temperature to rise beyond the absolute maximum rating of the device, especially at higher supply voltage conditions. Below supply voltage of 6V, output short circuit condition can be tolerated indefinitely.

With the Op Amp tied to a load, the device power dissipation consists of the quiescent power due to the supply current flow into the device, in addition to power dissipation due to the load current. The load portion of the power itself could include an average value (due to a DC load current) and an AC component. DC load current would flow if there is an output voltage offset, or if the output AC average current is non-zero, or if the Op Amp operates in a single supply application where the output is maintained somewhere in the range of linear operation. Therefore:

$P_{total} = P_Q + P_{DC} + P_{AC}$	(1)
$P_{Q} = I_{S} \cdot V_{S}$ (Op Amp Quiescent Power Dissipation)	(2)
$P_{DC} = I_{O} \cdot (V_{r} - V_{o})$ (DC Load Power)	(3)

 P_{AC} = See Table 1 below

(AC Load Power)

where:

- I_S: Supply Current
- V_S: Total Supply Voltage (V⁺ V⁻)
- V_O: Average Output Voltage
- V_r: V⁺ for sourcing and V⁻ for sinking current

Table 1 below shows the maximum AC component of the load power dissipated by the Op Amp for standard Sinusoidal, Triangular, and Square Waveforms:

Table 1. Normalized AC Power Dissipated in the Output Stage for Standard Waveforms

P _{AC} (W.Ω/V ²)								
SINUSOIDAL TRIANGULAR SQUARE								
50.7 × 10 ⁻³	46.9 × 10 ⁻³	62.5 × 10 ⁻³						

The table entries are normalized to V_S^2/R_L . To figure out the AC load current component of power dissipation, simply multiply the table entry corresponding to the output waveform by the factor V_S^2/R_L . For example, with ±12V supplies, a 600 Ω load, and triangular waveform power dissipation in the output stage is calculated as:

 $P_{AC} = (46.9 \times 10^{-3}) \cdot [24^2/600] = 45.0 \text{mW}$

(4)

7.7 Other Application Hints:

The use of supply decoupling is mandatory in most applications. As with most relatively high speed/high output current Op Amps, best results are achieved when each supply line is decoupled with two capacitors; a small value ceramic capacitor (~ 0.01μ F) placed very close to the supply lead in addition to a large value Tantalum or Aluminum (> 4.7μ F). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at high frequencies while the large capacitor will act as the charge "bucket" for fast load current spikes at the Op Amp output. The combination of these capacitors will provide supply decoupling and will help keep the Op Amp oscillation free under any load.

7.8 LM8272 Advantages:

Compared to other Rail-to-Rail Input/Output devices, the LM8272 offers several advantages such as:

- Improved cross over distortion
- · Nearly constant supply current throughout the output voltage swing range and close to either rail.
- Nearly constant Unity gain frequency (f_u) and Phase Margin (Phi_m) for all operating supplies and load conditions.
- No output phase reversal under input overload condition.

8 Device and Documentation Support

8.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

8.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM8272MM	NRND	VSSOP	DGK	8	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 85	A60	
LM8272MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A60	Samples
LM8272MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A60	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

29-Oct-2021

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM8272MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM8272MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM8272MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

29-Oct-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM8272MM	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM8272MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM8272MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to other applicable terms available either on r provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated