

SLOS617C - JANUARY 2009-REVISED NOVEMBER 2009

# DirectPath™, 3-VRMS Line Driver With Adjustable Gain


Check for Samples: DRV603

#### **FEATURES**

- DirectPath™
  - Eliminates Pop/Clicks
  - Eliminates Output DC-Blocking Capacitors
  - Provides Flat Frequency Response 20 Hz-20 kHz
- Low Noise and THD
  - SNR > 109 dB
  - Typical Vn < 7 μVms</li>
  - THD+N < 0.002%
- Output Voltage Into 2.5-kΩ Load
  - 2 Vrms With 3.3-V Supply Voltage
  - 3 Vrms With 5-V Supply Voltage
- **Differential Input**
- **External Undervoltage Mute**

#### **APPLICATIONS**

- PDP / LCD TV
- Blu-ray Disc™, DVD Players
- Home Theater in a Box
- **Set-Top Boxes**



#### DESCRIPTION

The DRV603PW is a 3-V<sub>RMS</sub> pop-free stereo line driver designed to allow the removal of the output dc-blocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics where size and cost are critical design parameters.

Designed Tľs patented DirectPath™ using technology, The DRV603 is capable of driving 3 V<sub>rms</sub> into a 2.5-k $\Omega$  load with 5-V supply voltage. The device has differential inputs and uses external gain-setting resistors to support a gain range of ±1 V/V to ±10 V/V, and line outputs that have ±8 kV IEC ESD protection. The DRV603 (occasionally referred to as the '603) has built-in shutdown control for pop-free on/off control. The DRV603 has an external and internal undervoltage detector that mutes the output.

Using the DRV603 in audio products can reduce component count considerably compared traditional methods of generating a 3-V<sub>rms</sub> output. The DRV603 does not require a power supply greater than 5 V to generate its 8.5-V<sub>pp</sub> output, nor does it require a split-rail power supply. The DRV603 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground biased 3-V<sub>rms</sub> output.

The DRV603 is available in a 14-pin TSSOP.

If the low noise and trimmed dc-offset and external undervoltage mute function are not beneficial in the application, TI recommends the footprint compatible DRV602.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DirectPath is a trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	TRANSPORT MEDIA, QUANTITY		
40°C to 95°C	DRV603PW	RAIL, 90		
–40°C to 85°C	DRV603PWR	Tape and reel, 2000		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range

			VALUE	UNIT
	Supply voltage, $V_{DD}$ to GND		-0.3 to 5.5	V
VI	Input voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V	
$R_L$	Minimum load impedance		> 600	Ω
	EN to GND		-0.3 to V <sub>DD</sub> +0.3	V
TJ	Maximum operating junction temperat	ure range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range		-40 to 150	°C
ESD	Electrostatic discharge, IEC ESD	OUTL, OUTR	±8	kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	R <sub>θJC</sub> (°C/W)	R <sub>0JA</sub> (°C/W)	POWER RATING <sup>(1)</sup> AT T <sub>A</sub> ≤ 25°C	POWER RATING <sup>(1)</sup> AT T <sub>A</sub> ≤ 70°C
TSSOP-14 (PW)	35	115 <sup>(2)</sup>	870 mW	348 mW

<sup>(1)</sup> Power rating is determined with a junction temperature of 125°C. This is the point where performance starts to degrade and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	DC supply voltage	3	3.3	5.5	V
$V_{IH}$	High-level input voltage	EN		60		% of V <sub>DD</sub>
$V_{IL}$	Low-level input voltage	EN		40		% of V <sub>DD</sub>
T <sub>A</sub>	Operating free-air temperature		0		70	°C

Submit Documentation Feedback

<sup>(2)</sup> These data were taken with the JÉDEC high-K test printed circuit board (PCB). For the JEDEC low-K test PCB, the R<sub>0JA</sub> is 185°C/W.

#### **ELECTRICAL CHARACTERISTICS**


 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vos	Output offset voltage	V <sub>DD</sub> = 3 V to 5 V, input grounded, unity gain			1	mV
PSRR	Power-supply rejection ratio	V <sub>DD</sub> = 3 V to 5 V		88		dB
V <sub>OH</sub>	High-level output voltage	$V_{DD} = 3.3 \text{ V}, R_L = 2.5 \text{ k}\Omega$	3.1			V
$V_{OL}$	Low-level output voltage	$V_{DD} = 3.3 \text{ V}, R_L = 2.5 \text{ k}\Omega$			-3.05	V
I <sub>IH</sub>	High-level input current (EN)	$V_{DD} = 5 \text{ V}, V_{I} = V_{DD}$			1	μΑ
$ I_{IL} $	Low-level input current (EN)	V <sub>DD</sub> = 5 V, V <sub>I</sub> = 0 V			1	μΑ
		$V_{DD}$ = 3.3 V, no load, EN = $V_{DD}$		11		
$I_{DD}$	Supply current	$V_{DD}$ = 5 V, no load, EN = $V_{DD}$		12.5		mA
		Shutdown mode, V <sub>DD</sub> = 3 V to 5 V			1	

## **OPERATING CHARACTERISTICS**

 $V_{DD}=3.3~V~,~T_{A}=25^{\circ}C,~R_{L}=2.5~k\Omega,~C_{(PUMP)}=C_{(PVSS)}=1~\mu F~,~C_{IN}=10~\mu F,~R_{IN}=10~k\Omega,~R_{fb}=20~k\Omega~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		THD = 1%, V <sub>DD</sub> = 3.3 V, f = 1 kHz	2.05			
$V_{O}$	Output voltage (outputs in phase)	THD = 1%, V <sub>DD</sub> = 5 V, f = 1 kHz	3.01			$V_{rms}$
		THD = 1%, $V_{DD}$ = 5 V, f = 1 kHz, $R_{L}$ = 100 kΩ	3.1			
THD+N	Total harmonic distortion plus noise	$V_O = 2 V_{rms}$ , $f = 1 kHz$		0.001%		
	Crosstalk	$V_O = 2 V_{rms}$ , $f = 1 kHz$		-100		dB
I <sub>O</sub>	Maximum output current	V <sub>DD</sub> = 3.3 V		20		mA
R <sub>IN</sub>	Input resistor range		1	10	47	kΩ
R <sub>fb</sub>	Feedback resistor range		4.7	20	100	kΩ
	Slew rate			4.5		V/µs
	Maximum capacitive load			220		pF
V <sub>N</sub>	Noise output voltage	BW = 20 Hz to 22 kHz, A-weighted		6		$\mu V_{rms}$
SNR	Signal-to-noise ratio	$V_O = 3$ Vrms, THD+N = 0.1%, BW = 22 kHz, A-weighted		112		dB
G <sub>BW</sub>	Unity-gain bandwidth			8		MHz
A <sub>VO</sub>	Open-loop voltage gain			150		dB
V <sub>uvp</sub>	External undervoltage detection			1.25		V
I <sub>Hys</sub>	External undervoltage detection hysteresis current			5		μΑ
f <sub>cp</sub>	Charge pump frequency		225	450	675	kHz




#### **PIN FUNCTIONS**

PIN		I/O <sup>(1)</sup>	PEGGPIPTION			
NAME	NO.	1/0("/	DESCRIPTION			
+INR	1	1	Right-channel OPAMP positive input			
-INR	2	1	Right-channel OPAMP negative input			
OUTR	3	0	Right-channel OPAMP output			
SGND	4	Р	Signal ground			
EN	5	1	Enable input, active-high			
PVSS	6	Р	Supply voltage			
CN	7	I/O	Charge-pump flying capacitor negative terminal			
СР	8	I/O	Charge-pump flying capacitor positive terminal			
PVDD	9	Р	Positive supply			
PGND	10	Р	Power ground			
UVP	11	I	Undervoltage protection input			
OUTL	12	0	Left-channel OPAMP output			
-INL	13	1	Left-channel OPAMP negative input			
+INL	14	I	Left-channel OPAMP positive input			

<sup>(1)</sup> I = input, O = output, P = power

#### **FUNCTIONAL BLOCK DIAGRAM**




## TYPICAL CHARACTERISTICS

 $V_{DD}=3.3~V~,~T_{A}=25^{\circ}C,~R_{L}=2.5~k\Omega,~C_{(PUMP)}=C_{(VSS)}=1~\mu\text{F}~,~C_{IN}=10~\mu\text{F},~R_{IN}=10~k\Omega,~R_{fb}=20~k\Omega~(unless~otherwise~noted)$ 


# TOTAL HARMONIC DISTORTION + NOISE vs

# 




### TOTAL HARMONIC DISTORTION + NOISE

## 



# TOTAL HARMONIC DISTORTION + NOISE

## 



#### **TOTAL HARMONIC DISTORTION + NOISE**

Figure 2.

## 




Figure 4.

### TYPICAL CHARACTERISTICS (continued)

 $V_{DD} = 3.3 \text{ V} \text{ , } T_{A} = 25 ^{\circ}\text{C}, \text{ R}_{L} = 2.5 \text{ k}\Omega, \text{ } C_{(PUMP)} = C_{(VSS)} = 1 \text{ } \mu\text{F} \text{ , } C_{IN} = 10 \text{ } \mu\text{F}, \text{ } R_{IN} = 10 \text{ k}\Omega, \text{ } R_{fb} = 20 \text{ k}\Omega \text{ (unless otherwise noted)}$ 

10k 20k

5k

## TOTAL HARMONIC DISTORTION+NOISE

# vs FREQUENCY $V_{DD}$ = 3.3 V, $R_L$ = 2.5 k $\Omega$ , $V_O$ = 2 $V_{rms}$




Figure 5.

0.0001

+0

-50

-100

-150

20

50

100 200

# TOTAL HARMONIC DISTORTION+NOISE

# vs FREQUENCY





Figure 6.



500 1k 2k

f - Frequency - Hz



500 1k 2k 5k 10k 50k 200k f - Frequency - Hz

Figure 7.

## **GAIN** vs FREQUENCY $V_{DD}$ = 5 V, $R_L$ = 100 k $\Omega$ , $V_O$ = 2 $V_{rms}$





Figure 8.

50 100

## **TYPICAL CHARACTERISTICS (continued)**

 $V_{DD} = 3.3 \ V \ , \ T_A = 25 ^{\circ}C, \ R_L = 2.5 \ k\Omega, \ C_{(PUMP)} = C_{(VSS)} = 1 \ \mu F \ , \ C_{IN} = 10 \ \mu F, \ R_{IN} = 10 \ k\Omega, \ R_{fb} = 20 \ k\Omega \ (unless \ otherwise \ noted)$ 






Figure 9.

Figure 10.

#### **APPLICATION INFORMATION**

#### LINE DRIVER AMPLIFIERS

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 11 illustrates the conventional line-driver amplifier connection to the load and output signal.

DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click and pop. The output capacitor and mute circuit consume PCB area and increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 11. Conventional and DirectPath Line Driver

The DirectPath™ amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail.

Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode.

The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click and pop reduction circuit, the DirectPath™ amplifier requires no output dc blocking capacitors.

The bottom block diagram and waveform of Figure 11 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV603.

#### CHARGE PUMP FLYING CAPACITOR AND PVSS CAPACITOR

The charge pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1 µF is typical. Capacitor values that are smaller than 1 µF can be used, but the maximum output voltage may be reduced and the device may not operate to specifications.

#### **DECOUPLING CAPACITORS**

The DRV603 is a DirectPath<sup>™</sup> line-driver amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 µF, placed as close as possible to the device V<sub>DD</sub> lead works best. Placing this decoupling capacitor close to the DRV603 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10-µF or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

#### **GAIN-SETTING RESISTOR RANGES**

The gain-setting resistors, R<sub>IN</sub> and R<sub>fb</sub>, must be chosen so that noise, stability, and input capacitor size of the DRV603 are kept within acceptable limits. Voltage gain is defined as R<sub>fb</sub> divided by R<sub>IN</sub>.

Selecting values that are too low demands a large input ac-coupling capacitor, CIN. Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different gain settings.

INPUT RESISTOR VALUE, R <sub>IN</sub>	FEEDBACK RESISTOR VALUE, R <sub>fb</sub>	DIFFERENTIAL INPUT GAIN	INVERTING INPUT GAIN	NONINVERTING INPUT GAIN
22 kΩ	22 kΩ	1 V/V	-1 V/V	2 V/V
15 kΩ	30 kΩ	1.5 V/V	-1.5 V/V	2.5 V/V
33 kΩ	68 kΩ	2.1 V/V	-2.1 V/V	3.1 V/V
10 kΩ	100 kΩ	10 V/V	-10 V/V	11 V/V

Table 1. Recommended Resistor Values




Figure 12. Differential, Inverting and Non-Inverting Gain Configurations

10

#### INPUT-BLOCKING CAPACITORS

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV603. These capacitors block the dc portion of the audio source and allow the DRV603 inputs to be properly biased to provide maximum performance.

These capacitors form a high-pass filter with the input resistor,  $R_{\text{IN}}$ . The cutoff frequency is calculated using Equation 1. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input resistor chosen from Table 1. Then the frequency and/or capacitance can be determined when one of the two values is given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or  $C_{IN} = \frac{1}{2\pi fc_{IN} R_{IN}}$  (1)

#### **USING THE DRV603 AS A SECOND-ORDER FILTER**

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DRV603, as it can be used like a standard OPAMP. Several filter topologies can be implemented, both single-ended and differential. In Figure 13, a multi-feedback (MFB) with differential input and single-ended input is shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc-gain to 1, helping reducing the output dc-offset to minimum.

The component values can be calculated with the help of the TI FilterPro™ program available on the TI website at:

http://focus.ti.com/docs/toolsw/folders/print/filterpro.html




Figure 13. Second-Order Active Low-Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small size ac-coupling capacitor. Using 5.6 k $\Omega$  for the resistors, C1 = 220 pF, and C2 = 470 pF, a DNR of 112 dB can be achieved with a 10- $\mu$ F input ac-coupling capacitor.

#### POP-FREE POWER UP

Pop-free power up is ensured by keeping the  $\overline{SD}$  (shutdown pin) low during power-supply ramp up and ramp down. The  $\overline{SD}$  pin should be kept low until the input ac-coupling capacitors are fully charged before asserting the  $\overline{SD}$  pin high to achieve pop-less power up. Figure 14 illustrates the preferred sequence.




Figure 14. Power-Up Sequence

#### **EXTERNAL UNDERVOLTAGE DETECTION**


External undervoltage detection can be used to mute/shut down the DRV603 before an input device can generate a pop.

The shutdown threshold at the UVP pin is 1.25 V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as follows:

$$V_{UVP} = 1.25 \text{ V} \times (R11 + R12) / R12$$
  
Hysteresis = 5  $\mu$ A × R13 × (R11 + R12) / R12

with the condition R13 >> R11//R12.

For example, to obtain  $V_{UVP}=5$  V and 1-V hysteresis, R11 = 3 k $\Omega$ , R12 = 1 k $\Omega$  and R13 = 50 k $\Omega$ .



#### **CAPACITIVE LOAD**

The DRV603 has the ability to drive a high capacitive load up to 220 pF directly. Higher capacitive loads can be accepted by adding a series resistor of 47  $\Omega$  or larger.

#### LAYOUT RECOMMENDATIONS


A proposed layout for the DRV603 can be seen in the DRV603EVM User's Guide (SLOU248), and the Gerber files can be downloaded from <a href="http://focus.ti.com/docs/toolsw/folders/print/drv603evm.html">http://focus.ti.com/docs/toolsw/folders/print/drv603evm.html</a>. To access this information, open the DRV603 product folder and look in the Tools and Software folder.

#### **GAIN-SETTING RESISTORS**

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be placed close to the input pins to minimize capacitive loading on these input pins and to ensure maximum stability of the DRV603. For the recommended PCB layout, see the DRV603EVM user's guide (SLOU248).

Submit Documentation Feedback

#### **APPLICATION CIRCUIT**



 $R1=5.6~k\Omega,~R2=5.6~k\Omega,~R3=5.6~k\Omega,~C1=220~pF,~C2=470~pF$ 

Differential-input, single-ended output, second-order filter

# **DRV603**

#### SLOS617C -JANUARY 2009-REVISED NOVEMBER 2009

#### **REVISION HISTORY**

NOTE: Page numbers of current version may differ from previous versions.

CI	Changes from Revision A (February 2009) to Revision B							
•	Changed Crosstalk spec from –80dB to –100dB	3						
•	Added missing voltage value (1.25V) to External Undervoltage Detection threshold equation.	12						

Submit Documentation Feedback

#### SLOS617C - JANUARY 2009-REVISED NOVEMBER 2009

CI	Changes from Revision B (October 2009) to Revision C					
•	Changed maximum operating junction temperature	2				
•	In Dissipation Ratings section, changed θ <sub>Jx</sub> to R <sub>θJx</sub> in three places and 185°C to 185°C/W	2				
•	Corrected reference to Figure 11	9				
•	Added cross-reference to Figure 13	11				

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV603PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV603	Samples
DRV603PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV603	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV603PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

26-Feb-2019




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV603PWR	TSSOP	PW	14	2000	350.0	350.0	43.0

PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153

# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale () or other applicable terms available either on or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated