

# **Wuxi I-CORE Electronics Co., Ltd.**

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

---

## **1、General Description**

The CD4052 is a dual 4-channel analogue multiplexer/demultiplexer with common channel select logic. Each multiplexer/demultiplexer has four independent inputs/outputs (nY0 to nY3) and a common input/output (nZ). The common channel select logic includes two select inputs (S1 and S2) and an active LOW enable input ( $\bar{E}$ ). Both multiplexers/demultiplexers contain four bidirectional analog switches, each with one side connected to an independent input/output (nY0 to nY3) and the other side connected to a common input/output (nZ). With  $\bar{E}$  LOW, one of the four switches is selected (low-impedance ON-state) by S1 and S2. With  $\bar{E}$  HIGH, all switches are in the high-impedance OFF-state, independent of S1 and S2. If break before make is needed, then it is necessary to use the enable input.

$V_{DD}$  and  $V_{SS}$  are the supply voltage connections for the digital control inputs (S1 and S2, and  $\bar{E}$ ). The  $V_{DD}$  to  $V_{SS}$  range is 3V to 9V. The analog inputs/outputs (nY0 to nY3, and nZ) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}-V_{EE}$  may not exceed 9V. Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).  $V_{EE}$  and  $V_{SS}$  are the supply voltage connections for the switches.

### **Features:**

- Wide supply voltage range from 3V to 9V
- Fully static operation
- 5V and 9V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40°C to +85°C
- Packaging information: DIP16/SOP16/TSSOP16

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## Ordering Information:

### Tube packing specifications:

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
CD4052DA16.TB	DIP16	CD4052	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
CD4052SA16.TB	SOP16	CD4052	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
CD4052TA16.TB	TSSOP16	CD4052	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

### Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
CD4052SA16.TR	SOP16(1)	CD4052	2500 PCS/reel	5000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing:1.27mm
CD4052SA16.TR	SOP16(2)	CD4052	2500 PCS/reel	2500 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing:1.27mm
CD4052TA16.TR	TSSOP16	CD4052	2500 PCS/reel	5000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing:0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.

## 2、Block Diagram And Pin Description

### 2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Functional diagram




Figure 4. Schematic diagram (one switch)




Figure 5. Logic diagram


# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 2.2、Pin Configurations



## 2.3、Pin Description

Pin No.	Pin Name	Description
1	2Y0	independent input or output
2	2Y2	independent input or output
3	2Z	common output or input
4	2Y3	independent input or output
5	2Y1	independent input or output
6	E-bar	enable input (active LOW)
7	V <sub>EE</sub>	supply voltage
8	V <sub>SS</sub>	ground (0V)
9	S2	select input
10	S1	select input
11	1Y3	independent input or output
12	1Y0	independent input or output
13	1Z	common output or input
14	1Y1	independent input or output
15	1Y2	independent input or output
16	V <sub>DD</sub>	supply voltage

## 2.4、Function Table

Input			Channel ON
E-bar	S2	S1	
L	L	L	nY0 to nZ
L	L	H	nY1 to nZ
L	H	L	nY2 to nZ
L	H	H	nY3 to nZ
H	X	X	switches off

Note: H=HIGH voltage level; L=LOW voltage level; X=don't care.

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 3、Electrical Parameter

### 3.1、Absolute Maximum Ratings

(Voltages are referenced to V<sub>SS</sub> (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V <sub>DD</sub>	-	-0.5	+12	V
power supply range	V <sub>DD</sub> -V <sub>EE</sub>	-	-0.5	+12	V
static current	I <sub>Q</sub>	V <sub>DD</sub> -V <sub>EE</sub> =12V	-	2	uA
input voltage	V <sub>I</sub>	-	-0.5	V <sub>DD</sub> +0.5	V
output high voltage current	I <sub>IH</sub>	V <sub>DD</sub> =5V, V <sub>I</sub> =V <sub>DD</sub>	-	1	uA
output low voltage current	I <sub>IL</sub>	V <sub>DD</sub> =5V, V <sub>I</sub> =0V	-	1	uA
input and output voltage range	V <sub>IO</sub>	-	V <sub>EE</sub> -0.5	V <sub>DD</sub> +0.5	V
input clamping current	I <sub>IK</sub>	V <sub>I</sub> <-0.5V or V <sub>I</sub> >V <sub>DD</sub> +0.5V	-	±20	mA
input and output clamp current	I <sub>IOK</sub>	V <sub>IO</sub> <V <sub>EE</sub> -0.5V or V <sub>IO</sub> >V <sub>DD</sub> +0.5V	-	±20	mA
switch conduction current	I <sub>T</sub>	V <sub>O</sub> =-0.5V to V <sub>DD</sub> +0.5V	-	±25	mA
VDD or GND current	I <sub>DD</sub> , I <sub>GND</sub>	-	-	±50	mA
storage temperature	T <sub>stg</sub>	-	-65	+150	°C
total power dissipation	P <sub>tot</sub>	-	-	500	mW
Soldering temperature	T <sub>L</sub>	10s	DIP SOP	245 250	°C

Note:

- [1] For DIP16 packages: above 70°C the value of P<sub>tot</sub> derates linearly with 12mW/K.
- [2] For SOP16 packages: above 70°C the value of P<sub>tot</sub> derates linearly with 8mW/K.
- [3] For (T)SSOP16 packages: above 60°C the value of P<sub>tot</sub> derates linearly with 5.5mW/K.

### 3.2、Recommended Operating Conditions

(T<sub>amb</sub>=25°C; R<sub>L</sub>=10kΩ; C<sub>L</sub>=50pF; E=V<sub>DD</sub>; Vis=V<sub>DD</sub>=5V.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V <sub>DD</sub>	-	3	5	9	V
ambient temperature	T <sub>amb</sub>	in free air	-40	-	+85	°C
supply voltage	V <sub>EE</sub>	-	-6.0	-	0	V
supply voltage	V <sub>DD</sub> -V <sub>EE</sub>	-	3.0	-	9.0	V
input voltage	V <sub>I</sub>	-	0	-	V <sub>DD</sub>	V
input and output voltage	V <sub>IO</sub>	-	V <sub>EE</sub>	-	V <sub>DD</sub>	V
Input rise and fall time	t <sub>r</sub> , t <sub>f</sub>	-	-	-	1000	ns
		-	-	-	500	ns
		-	-	-	400	ns
input capacitance	C <sub>I</sub>	-	-	-	7.5	pF

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 3.3、Electrical Characteristics

### 3.3.1、DC Characteristics 1

( $T_{amb}=25^{\circ}C$ , voltages are referenced to  $V_{SS}$  (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions (V)		$T_{amb}=25^{\circ}C$			Unit
				Min.	Typ.	Max.	
supply current	$I_{DD}$	$V_I=V_{DD}$ or $V_{SS}, I_O=0A$	$V_{DD}=5V$	-	-	20	uA
			$V_{DD}=9V$	-	-	40	uA
HIGH-level input voltage	$V_{IH}$	$ I_O <1uA$	$V_{DD}=5V,$ $V_O=0.5V$ or $4.5V$	3.5	-	-	V
			$V_{DD}=9V,$ $V_O=0.5V$ or $8V$	7.0	-	-	V
LOW-level input voltage	$V_{IL}$	$ I_O <1uA$	$V_{DD}=5V,$ $V_O=0.5V$ or $4.5V$	-	-	1.5	V
			$V_{DD}=9V,$ $V_O=0.5V$ or $8V$	-	-	3.0	V
input leakage current	$I_I$	$V_I=0V$ or $9V, V_{DD}=9V$		-	-	0.3	uA
3 state output leakage current	$I_{OZ}$	$V_{DD}=9V$	output to $V_{DD}$	-	-	1.6	uA
			output to $V_{SS}$	-	-	-1.6	uA
ON resistance (rail)	$R_{ON}$	$V_I=0V$ to $V_{DD}-V_{EE}$	$V_{DD}-V_{EE}=5V$	-	350	2500	$\Omega$
			$V_{DD}-V_{EE}=9V$	-	80	245	$\Omega$
		$V_I=0V$	$V_{DD}-V_{EE}=5V$	-	115	340	$\Omega$
			$V_{DD}-V_{EE}=9V$	-	50	160	$\Omega$
		$V_I=V_{DD}-V_{EE}$	$V_{DD}-V_{EE}=5V$	-	120	365	$\Omega$
			$V_{DD}-V_{EE}=9V$	-	65	200	$\Omega$
ON resistance mismatch between channels	$\Delta R_{ON}$	$V_I=0V$ to $V_{DD}-V_{EE}$	$V_{DD}-V_{EE}=5V$	-	25	-	$\Omega$
			$V_{DD}-V_{EE}=9V$	-	10	-	$\Omega$
OFF-state leakage current	$I_{S(OFF)}$	$V_{SS}=V_{EE},$ $V_{DD}-V_{EE}=9V$	all channel off; $\bar{E}=V_{DD}$	-	-	1000	nA
			any channel; $\bar{E}=V_{SS}$	-	-	200	nA

Note: On resistance waveform and test circuit see Figure 13 and Figure 14.

### 3.3.2、DC Characteristics 2

( $T_{amb}=-40^{\circ}C$  to  $+85^{\circ}C$ , voltages are referenced to  $V_{SS}$  (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions (V)		$T_{amb}=-40^{\circ}C$		$T_{amb}=+85^{\circ}C$		Unit
				Min.	Max.	Min.	Max.	
supply current	$I_{DD}$	$V_I=V_{DD}$ or $V_{SS}, I_O=0A$	$V_{DD}=5V$	-	20	-	150	uA
			$V_{DD}=9V$	-	40	-	300	uA
HIGH-level input voltage	$V_{IH}$	$ I_O <1uA$	$V_{DD}=5V,$ $V_O=0.5V$ or $4.5V$	3.5	-	3.5	-	V
			$V_{DD}=9V,$ $V_O=0.5V$ or $8V$	7.0	-	7.0	-	V
LOW-level input voltage	$V_{IL}$	$ I_O <1uA$	$V_{DD}=5V,$ $V_O=0.5V$ or $4.5V$	-	1.5	-	1.5	V
			$V_{DD}=9V,$ $V_O=0.5V$ or $8V$	-	3.0	-	3.0	V

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

input leakage current	I <sub>I</sub>	V <sub>I</sub> =0V or 9V, V <sub>DD</sub> =9V		-	0.3	-	1.0	uA
3 state output leakage current	I <sub>OZ</sub>	V <sub>DD</sub> =9V	output to V <sub>DD</sub>	-	1.6	-	12.0	uA
			output to V <sub>SS</sub>	-	-1.6	-	-12.0	uA

### 3.3.3、AC Characteristics 1

(T<sub>amb</sub>=25°C, V<sub>EE</sub>=V<sub>SS</sub>=0V, t<sub>r</sub>, t<sub>f</sub>≤20ns, C<sub>L</sub>=50pF, R<sub>L</sub>=10kΩ, unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
HIGH to LOW propagation delay time	t <sub>PHL</sub>	Y <sub>n</sub> to Z; Z to Y <sub>n</sub> ; see Figure 7	V <sub>DD</sub> =5V	-	10	20	ns
			V <sub>DD</sub> =9V	-	5	10	ns
		S <sub>n</sub> to Y <sub>n</sub> , Z; see Figure 8	V <sub>DD</sub> =5V	-	150	305	ns
			V <sub>DD</sub> =9V	-	65	135	ns
LOW to HIGH propagation delay	t <sub>PLH</sub>	Y <sub>n</sub> to Z; Z to Y <sub>n</sub> ; see Figure 7	V <sub>DD</sub> =5V	-	10	20	ns
			V <sub>DD</sub> =9V	-	5	10	ns
		S <sub>n</sub> to Y <sub>n</sub> , Z; see Figure 8	V <sub>DD</sub> =5V	-	150	300	ns
			V <sub>DD</sub> =9V	-	75	150	ns
HIGH to OFF-state propagation delay	t <sub>PHZ</sub>	Ē to Y <sub>n</sub> , Z; see Figure 9	V <sub>DD</sub> =5V	-	95	190	ns
			V <sub>DD</sub> =9V	-	90	180	ns
LOW to OFF-state propagation delay	t <sub>PLZ</sub>	Ē to Y <sub>n</sub> , Z; see Figure 9	V <sub>DD</sub> =5V	-	100	205	ns
			V <sub>DD</sub> =9V	-	90	180	ns
OFF-state to HIGH propagation delay	t <sub>PZH</sub>	Ē to Y <sub>n</sub> , Z; see Figure 9	V <sub>DD</sub> =5V	-	130	260	ns
			V <sub>DD</sub> =9V	-	55	115	ns
OFF-state to LOW propagation delay	t <sub>PZL</sub>	Ē to Y <sub>n</sub> , Z; see Figure 9	V <sub>DD</sub> =5V	-	120	240	ns
			V <sub>DD</sub> =9V	-	50	100	ns

### 3.3.4、AC Characteristics 2

(T<sub>amb</sub>=25°C, V<sub>EE</sub>=V<sub>SS</sub>=0V, V<sub>I</sub>=0.5V<sub>DD</sub> (p-p), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
Square wave distortion	d <sub>sin</sub>	see Figure 10; R <sub>L</sub> =10kΩ; C <sub>L</sub> =15pF; channel ON; f <sub>i</sub> =1kHz	V <sub>DD</sub> =5V	0.25	-	-	%
			V <sub>DD</sub> =9V	0.04	-	-	%
any two channel crosstalk	f <sub>ct</sub>	V <sub>DD</sub> =9V, see note2		1	-	-	MHz
crosstalk voltage (Ē to S <sub>n</sub> or Y <sub>n</sub> to Z)	V <sub>ct</sub>	see Figure 11; R <sub>L</sub> =10kΩ; C <sub>L</sub> =15pF; Ē or S <sub>n</sub> =V <sub>DD</sub> (square-wave)		50	-	-	mV
OFF frequency	f <sub>OFF</sub>	V <sub>DD</sub> =9V, see note3		1	-	-	MHz
conduction frequency	f <sub>ON</sub>	V <sub>DD</sub> =5V, see note4		13	-	-	MHz
		V <sub>DD</sub> =9V, see note4		40	-	-	MHz

Note:

[1] f<sub>i</sub> is biased at 0.5V<sub>DD</sub>; V<sub>I</sub>=0.5V<sub>DD</sub> (p-p).

[2]  $R_L=1k\Omega$ ;  $20\log V_{os}/V_{is}=-50\text{dB}$ , see Figure 12.

[3]  $R_L=1k\Omega$ ;  $C_L=5\text{pF}$ , channel off,  $20\log V_{os}/V_{is}=-50\text{dB}$ , see Figure 10.

[4]  $R_L=1k\Omega$ ;  $C_L=5\text{pF}$ , channel on,  $20\log V_{os}/V_{is}=-3\text{dB}$ , see Figure 10.

## 4、Testing Circuit

### 4.1、AC Testing Circuit 1




Figure 6. Test circuit for switching times

Definitions for test circuit:

DUT=Device Under Test.

$C_L$ =Load capacitance including jig and probe capacitance.

$R_T$ =Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

$R_L$ =Load resistance.

### 4.2、AC Testing Waveforms




Figure 7. nYn, nZ to nZ, nYn propagation delays




Figure 8. Sn to nYn, nZ propagation delays




Figure 9. Enable and disable times

### 4.3、AC Testing Circuit 2




Figure 10. Square wave distortion degree of cut-off frequency and conduction frequency test pattern




Figure 11. Crosstalk logical input/output test




Figure 12. Inter channel Crosstalk

#### 4.4、On Resistance Waveform And Test Circuit




Figure 13. Test circuit for measuring  $R_{ON}$




Figure 14. Typical  $R_{ON}$  as a function of input voltage

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 4.5、Measurement Points


Supply voltage	Input	Output
$V_{DD}$	$V_M$	$V_M$
3V to 9V	$0.5 \times V_{DD}$	$0.5 \times V_{DD}$

## 4.6、Test Data

Test	Input		Load		Switch
	$V_{is}$	$t_r, t_f$	$C_L$	$R_L$	
$t_{PHL}$	$V_{EE}$	20ns	50pF	10kΩ	$V_{DD}$
$t_{PLH}$	$V_{DD}$	20ns	50pF	10kΩ	$V_{EE}$
$t_{PZH}, t_{PHZ}$	$V_{DD}$	20ns	50pF	10kΩ	$V_{EE}$
$t_{PZL}, t_{PLZ}$	$V_{EE}$	20ns	50pF	10kΩ	$V_{DD}$
others	pulse	20ns	50pF	10kΩ	open

## 5、Package Information

### 5.1、DIP16



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524 (BSC)		0.060 (BSC)	
C	0.204	0.360	0.008	0.014
D	18.800	19.200	0.740	0.756
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540 (BSC)		0.100 (BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354


# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 5.2、SOP16



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	9.800	10.200	0.386	0.402
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 5.3、TSSOP16



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.90	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	—	0.28
b1	0.19	0.22	0.25
c	0.13	—	0.17
c1	0.12	0.13	0.14
D	4.90	5.00	5.10
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
θ	0	—	8°

# Wuxi I-CORE Electronics Co., Ltd.

Tab: 835-12

rev:B3

Number:CD4052-AX-LJ-D010EN

## 6、Statements And Notes

### 6.1、The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	<p>○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard.</p> <p>×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.</p>									

### 6.2、Notion

Recommended carefully reading this information before the use of this product;

The information in this document are subject to change without notice;

This information is using to the reference only, the company is not responsible for any loss;

The company is not responsible for the any infringement of the third party patents or other rights of the responsibility.